NVIDIA
Formal Verification Engineer
China, Shanghai
Get past the screening software and onto a recruiter's desk
hirly rewrites your resume for this job — matching the keywords and skills in the posting, moving your most relevant experience to the top, and writing a cover letter to fit. About 30 seconds.
- Keywords matched to this posting
- Fit score before you apply
- Cover letter included
Apply from your AI assistant
Connect hirly to Claude and ask it to apply to this job. hirly tailors your resume, fills the employer’s form and asks before sending. ChatGPT: manual setup today.
Some employer sites stop an application at a CAPTCHA or sign-in and hand it back with a link. Applying needs a paid plan. Works with any assistant that supports MCP.
hirly's read of this role
- Seniority
- Mid level
- Country
- CN
- Work mode
- On-site / unstated
- First seen by hirly
- 3 Oct 2026
Derived automatically from the posting. Upload your resume above to see how the role scores against it.
the posting
The NVIDIA GPU clocks group is looking for excellent Senior Formal Verification engineers to join the team. The Team is responsible for crafting all aspects of GPU clocking. The team collaborates with the frontend design team to understand the clocking requirements for the chip. We also understand the physical restrictions being placed on the clocks by the backend teams. The GPU clocks group architects, designs and validates the clocks RTL. The complexity of clocks RTL has increased many folds to support our features that power our product lines ranging from consumer graphics to self-driving cars and the growing field of artificial intelligence.
What you’ll be doing:
- Understand key design behaviors from formal verification view to write clear test plans, and implement them using the latest formal techniques, including the development of environment assumptions, assertions and cover properties.
- Develop abstraction models to overcome complexity challenges and obtain full proofs, or bounded proofs with sufficient coverage.
- Debug RTL to identify causes of failure scenarios and finish coverage sign-off.
- Drive tools to realize their best performance.
- Contribute to flow and script development to improve team efficiency.
- Work with architects, designers and others to guarantee good deliverable quality.
What we need to see:
- BS / MS in CS/CE/EE/Mathematics and related with 3+ years of ASIC verification experience.
- Knowledge of formal verification methodologies and techniques, preferable experience with Formal Verification Tools (e.g. Jasper Gold, VC Formal ).
- Able to implement abstraction techniques for effective verification.
- Excellent command of scripting using TCL, Perl, and Python.
- Familiar with verification methodology, tools and flow in Unit/Sub-system/SOC level.
- Excellent interpersonal skills, able to effectively collaborate and work with members of a distributed team.
Ways to stand out from the crowd:
- Excellent analytical and problem-solving skills, quick understanding to complex design or experience in different verification methodologies is plus.
- Strong prior knowledge/experience in different protocols/data transmission verification is plus.
- Fluent English (both written and spoken) and excellent communication skills.
- Good teamwork spirit, easy to cooperate with team members.
Listed on hirly, a job board. hirly is not the employer: NVIDIA is hiring for this role.
Similar jobs
- Digital Verification EngineerAnalogdevices · China, Beijing, Haidian, XixiaokouFirst seen 14d ago
- Digital Verification EngineerAnalogdevices · China, Beijing, Haidian, XixiaokouFirst seen 14d ago
- SOC design verification engineerIntel · 2 LocationsFirst seen 5d ago
- Digital IC Verification Engineer (New Grad)Monolithicpower · Hong Kong - ChinaFirst seen 20d ago
- Test and Verification EngineerPhilips · ShenzhenFirst seen 20d ago
Browse similar roles
Want this one?
Upload your resume and hirly rewrites it for this job and writes the cover letter — in about thirty seconds, before you sign up.
Tailor my resume for this job