Voltai
Formal Verification Engineer
Palo Alto Office
Get past the screening software and onto a recruiter's desk
hirly rewrites your resume for this job — matching the keywords and skills in the posting, moving your most relevant experience to the top, and writing a cover letter to fit. About 30 seconds.
- Keywords matched to this posting
- Fit score before you apply
- Cover letter included
Matched against 2.3M live jobs from 200,000+ employers in 200+ countries.
Tailor my resume for this job →hirly's read of this role
- Seniority
- Mid level
- Country
- US
- Work mode
- On-site / unstated
- First seen by hirly
- 28 Sept 2026
Derived automatically from the posting. Upload your resume above to see how the role scores against it.
the posting
- About Voltai
- Voltai is developing world models, and agents to learn, evaluate, plan, experiment, and interact with the physical world. We are starting out with understanding and building hardware; electronics systems and semiconductors where AI can design and create beyond human cognitive limits.
About the Team
Backed by Silicon Valley’s top investors, Stanford University, and CEOs/Presidents of Google, AMD, Broadcom, Marvell, etc. We are a team of previous Stanford professors, SAIL researchers, Olympiad medalists (IPhO, IOI, etc.), CTOs of Synopsys & GlobalFoundries, Head of Sales & CRO of Cadence, former US Secretary of Defense, National Security Advisor, and Senior Foreign-Policy Advisor to four US presidents.
- About this Role
- In this role, you’ll build formal proofs of design correctness using model checking, property verification, and equivalence analysis. You’ll collaborate closely with RTL, verification, and ML research teams to develop hybrid formal engines that reason about AI-generated hardware at scale. You’ll define formal properties, automate assertion synthesis, and build systems that verify at the speed of thought.
You might thrive if you have 5+ years of experience in
JasperGold , VC Formal , or similar formal verification tools
Assertion-based verification (SVA)
Model checking and property decomposition
Equivalence checking , abstraction refinement , and formal coverage
Similar jobs
- Design Verification EngineerTexas Instruments · Santa Clara, CA, United StatesFirst seen today
- MLA Design Verification Engineer, Annapurna LabsAmazon · Austin, Texas, USA; Cupertino, California, USAFirst seen today
- ASIC Verification EngineerNvidia · US, TX, AustinFirst seen today
- Design Verification EngineerTexas Instruments · Knoxville, TN, United StatesFirst seen today
- GPU Design Verification EngineerIntel · 2 LocationsFirst seen today
Want this one?
Upload your resume and hirly rewrites it for this job and writes the cover letter — in about thirty seconds, before you sign up.
Tailor my resume for this job