hirly

Normal Computing

Hardware Engineer, Performance Modeling

Mountain View · London · New York

See how you match this job — and similar ones. Free.

Upload your resume and hirly scores it against this role at Normal Computing first, then against similar open jobs, and shows where you fit and why.

PDF or DOCX, up to 12MB. No sign-up to see your matches.

Get past the screening software and onto a recruiter's desk

hirly rewrites your resume for this job — matching the keywords and skills in the posting, moving your most relevant experience to the top, and writing a cover letter to fit. About 30 seconds.

  • Keywords matched to this posting
  • Fit score before you apply
  • Cover letter included

Matched against 2.6M live jobs from 210,000+ employers in 200+ countries.

Tailor my resume for this job →

Apply from your AI assistant

Connect hirly to Claude or ChatGPT and ask it to apply to this job. hirly tailors your resume, fills the employer’s form and asks before sending.

Some employer sites stop an application at a CAPTCHA or sign-in and hand it back with a link. Applying needs a paid plan. Works with any assistant that supports MCP.

hirly's read of this role

Seniority
Mid level
Stated salary
$274,000 – $304,445 per year
Countries
US, GB
Work mode
On-site / unstated
First seen by hirly
7 Nov 2026

Derived automatically from the posting. Upload your resume above to see how the role scores against it.

the posting

Normal Computing | Build with Us

Normal is an applied AI company solving the hardest problems in AI and silicon. We build foundational hardware and software for the semiconductor industry, critical AI infrastructure, and the broader systems that power our world, in partnership with the world's most advanced institutions. We work as one team across New York City, Silicon Valley (Mountain View), and London.

The Role

Hybrid: 3 days a week in the office, in Mountain View, New York or London.

As a Performance Modeling Engineer at Normal, you will build the transaction-level model (TLM) of our physics-inspired ASICs. It is the model that sits between RTL and the rest of our modeling stack, and that both our architects and our verification team rely on.

You will own the path from RTL to the numerical performance results. You will correlate the TLM against RTL, FPGA prototypes, and synthesis results, then turn it into calibrated latency, bandwidth and energy parameters for kernel-level models. You will work closely with the architecture, hardware design and DV teams, using their feedback to help refine our end-to-end system.

The through-line is your modeling expertise, applied to an architecture that computes differently from anything you have modeled before, and to the AI that is changing how AI workloads get done. This is a seat for a performance modeling engineer who wants their craft to compound rather than repeat. Ultimately Normal Computing will build a next generation system with 100-1000× improvement in AI inference, and your work will make this possible.

What You Will Own

Transaction-Level Model: Build and maintain a cycle-accurate approximate TLM of our compute tiles, memory hierarchy, and interconnect in an appropriate language (SystemC, C++ or Python). The code must be fast enough to simulate real workloads and accurate enough to make production design decisions

Feeding the Modeling Stack : Translate TLM and RTL results combined with physical design into calibrated parameters (latency, bandwidth, energy, utilization, occupancy, etc.) to enable end-to-end system level performance prediction on AI workloads

Verification Reference: Provide the TLM as a reference “golden model” for DV, including transaction level scoreboards and performance checks and work with the DV and RTL team to ensure RTL produces the desired end-target behavior so that the TLM reflects the RTL and the RTL reflects the TLM.

Planning and Performance Feedback: Plan modeling work against the hardware roadmap and run sensitivity studies on key hardware parameters (buffer sizes, interface widths, scheduling policies, and bus configurations) to turn results into clear recommendations for the architecture and hardware teams

What Makes You a Great Fit

5+ years of experience in performance modeling at a major semiconductor company

Demonstrated proficiency in understanding architectures and transforming that to performant modeling code

Use of various modeling techniques and languages

Excellent written and spoken communication skills

Bonus Points

Experience with AI acceleration hardware

Experience with architecture-level modeling and cost tools such as AccelForge, Timeloop/Accelergy, CACTI, McPAT, or gem5

Experience with DV methodology

Hands-on use of LLMs or agentic tools in development workflows

Exposure to analog, mixed-signal, or unconventional compute

Experience with memory interfaces (LPDDR, HBM, DDR) and other I/O

Equal Employment Opportunity Statement

Normal Computing is an Equal Opportunity Employer. We celebrate diversity and are committed to creating an inclusive environment for all employees. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, veteran status, or any other legally protected status.

Accessibility Accommodations

Normal Computing is committed to providing reasonable accommodations to individuals with disabilities. If you need assistance or an accommodation due to a disability, please let us know at [email protected].

Privacy Notice

By submitting your application, you agree that Normal Computing may collect, use, and store your personal information for employment-related purposes in accordance with our Applicant Privacy Notice .

Original posting on Normal Computing's site ↗

Listed on hirly, a job board. hirly is not the employer: Normal Computing is hiring for this role.

Browse similar roles

Want this one?

Upload your resume and hirly rewrites it for this job and writes the cover letter — in about thirty seconds, before you sign up.

Tailor my resume for this job