hirly

Neuralink

Hardware/ Software Co-Design Engineer

Austin - ATX1 · Fremont, California, United States

See how you match this job — and similar ones. Free.

Upload your resume and hirly scores it against this role at Neuralink first, then against similar open jobs, and shows where you fit and why.

PDF or DOCX, up to 12MB. No sign-up to see your matches.

Get past the screening software and onto a recruiter's desk

hirly rewrites your resume for this job — matching the keywords and skills in the posting, moving your most relevant experience to the top, and writing a cover letter to fit. About 30 seconds.

  • Keywords matched to this posting
  • Fit score before you apply
  • Cover letter included
Tailor my resume for this job →

Apply from your AI assistant

Connect hirly to Claude and ask it to apply to this job. hirly tailors your resume, fills the employer’s form and asks before sending. ChatGPT: manual setup today.

Some employer sites stop an application at a CAPTCHA or sign-in and hand it back with a link. Applying needs a paid plan. Works with any assistant that supports MCP.

hirly's read of this role

Seniority
Mid level
Stated salary
$151,000 – $261,000 per year
Country
US
Work mode
On-site / unstated
First seen by hirly
1 Sept 2026

Derived automatically from the posting. Upload your resume above to see how the role scores against it.

the posting

About Neuralink:

We are creating devices that enable a bi-directional interface with the brain. These devices allow us to restore movement to the paralyzed, restore sight to the blind, and revolutionize how humans interact with their digital world.

Team Description:

The Brain Interfaces Soc Department delivers chip architecture and silicon implementation of neural recording and stimulation system-on-chip (SoC) for high-bandwidth brain-machine interface applications. We have crafted a team of exceptional engineers whose mission is to push the frontiers of what is possible today and define the future.

Job Description & Responsibilities:

Our Hardware/ Software Co-Design Engineer will be responsible for delivering micro-architecture and register-transfer level (RTL) implementation of digital IPs and systems with a focus in high-throughput low-power digital signal processor (DSP) and general-purpose hardware accelerators towards realizing state-of-the-art brain-computer interfaces. Relevant product development experience in micro-architecture design for low-power processors, on-chip bus and network interfaces, audio/video compression processors, AI/ML accelerators, and communication PHY/MAC will be preferred.

Micro-architecture design and RTL implementation of:

Low-power digital signal processors

Low-power general-purpose hardware accelerators

Low-power graphics processing units

Low-power radio MAC/PHY

Low-power serial link MAC/PHY

Design and optimization of hardware/software interface with firmware engineers

Application-specific architecture optimization including:

Complex system modeling for energy and performance benchmarks

Workload analysis and modeling

Energy/performance profiling and analysis

Leveraging architecture-level design trade-offs with process technology and workload type

Balancing cost and performance under manufacturing process variation

Collaboration on silicon bring-up tests with verification engineers

Required Qualifications:

Bachelor of Science (B.S.) degree in Electrical Engineering and/or Computer Science or a related field, or equivalent experience

Evidence of exceptional ability in electrical engineering, computer science, or computer engineering

Experience designing and implementing embedded software in C or Rust

Expertise in SystemVerilog, C/C++, Python

Experience designing and implementing emulation models, transactors, and test environments to replicate hardware behavior

Experience working on complex digital systems from architecture, microarchitecture, and RTL, using industry standard tools

Experience in designing digital signal processing pipelines, from algorithm to RTL

Preferred Qualifications:

Experience in architecture optimization with process technology customization

Experience in the verification of complex digital systems, using industry standard tools

Experience in the physical design of complex digital systems, using industry standard tools

Experience testing and debugging digital system-on-a-chips

Functional modeling experience and logic verification with SystemVerilog, SystemC/C++

Experience automating tool flows

Experience in processor instruction set architecture design

Experience in compiler back-end design and customization

Expected Compensation:

The anticipated base salary for this position is expected to be within the following range. Your actual base pay will be determined by your job-related skills, experience, and relevant education or training. We also believe in aligning our employees’ success with the company's long-term growth. As such, in addition to base salary, Neuralink offers equity compensation (in the form of Restricted Stock Units (RSU)) for all full-time employees.

Base Salary Range:

$151,000 — $261,000 USD

What We Offer:

Full-time employees are eligible for the following benefits listed below.

An opportunity to change the world and work with some of the smartest and most talented experts from different fields

Growth potential; we rapidly advance team members who have an outsized impact

Excellent medical, dental, and vision insurance through a PPO plan

Paid holidays

Commuter benefits

Meals provided

Equity (RSUs) *Temporary Employees & Interns excluded

401(k) plan *Interns initially excluded until they work 1,000 hours

Parental leave *Temporary Employees & Interns excluded

Flexible time off *Temporary Employees & Interns excluded

Original posting on Neuralink's site ↗

Listed on hirly, a job board. hirly is not the employer: Neuralink is hiring for this role.

Browse similar roles

Want this one?

Upload your resume and hirly rewrites it for this job and writes the cover letter — in about thirty seconds, before you sign up.

Tailor my resume for this job