hirly

Broadcom

IC Design Engineer (DFT)

China-Shanghai-Zhangjiang Hi Tech

See how you match this job — and similar ones. Free.

Upload your resume and hirly scores it against this role at Broadcom first, then against similar open jobs, and shows where you fit and why.

PDF or DOCX, up to 12MB. No sign-up to see your matches.

Get past the screening software and onto a recruiter's desk

hirly rewrites your resume for this job — matching the keywords and skills in the posting, moving your most relevant experience to the top, and writing a cover letter to fit. About 30 seconds.

  • Keywords matched to this posting
  • Fit score before you apply
  • Cover letter included

Matched against 2.6M live jobs from 210,000+ employers in 200+ countries.

Tailor my resume for this job →

Apply from your AI assistant

Connect hirly to Claude or ChatGPT and ask it to apply to this job. hirly tailors your resume, fills the employer’s form and asks before sending.

Some employer sites stop an application at a CAPTCHA or sign-in and hand it back with a link. Applying needs a paid plan. Works with any assistant that supports MCP.

hirly's read of this role

Seniority
Mid level
Country
CN
Work mode
On-site / unstated
First seen by hirly
3 Nov 2026

Derived automatically from the posting. Upload your resume above to see how the role scores against it.

the posting

Please Note:

1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)

2. If you already have a Candidate Account, please Sign-In before you apply.

Job Description:

Broadcom offers an excellent opportunity to contribute to a team environment and to grow personal career path. You will be working with internal and external customers to develop state of the art IC solutions utilizing Broadcom's leading edge CMOS cell-based ASIC technologies. You will have responsibility for ASIC designs through all of the key development and implementation phases including RTL analysis, synthesis, design optimization, timing verification, simulation, test insertion, physical design, vector generation, and post-prototype test support. Candidates will have opportunity to work on the latest 5nm/3nm designs

Responsibilities:

  • Participate in chip level DFT architecture definition.
  • Implement basic DFT schemes, including scan, boundary scan, MBIST, Logic BIST and SSN
  • Verify all DFT logics and test patterns with simulation
  • Test modes static timing analysis
  • Participate in ATE bring-up and debug the DFT patterns on ATE.

Requirements/Qualifications:

  • Either Bachelor or Master degree, 5+ years related experience required.
  • Good understanding of the General DFT methodology such as BIST, SCAN, JTAG and ATPG
  • Be familiar with basic Mentor/ Synopsys DFT flow and tools
  • Experience in developing constraints for synthesis/STA
  • Multi-mode, multi-corner STA experience, Understanding Sign-Off Checks
  • Education/Certifications
  • Preferred Degree: MS Preferred Major: Microelectronics or related discipline

Broadcom is proud to be an equal opportunity employer. We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law. We will also consider qualified applicants with arrest and conviction records consistent with local law.

If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.

Original posting on Broadcom's site ↗

Listed on hirly, a job board. hirly is not the employer: Broadcom is hiring for this role.

Browse similar roles

Want this one?

Upload your resume and hirly rewrites it for this job and writes the cover letter — in about thirty seconds, before you sign up.

Tailor my resume for this job