Etchedai
IC Package Engineer
Cupertino, CA
Get past the screening software and onto a recruiter's desk
hirly rewrites your resume for this job — matching the keywords and skills in the posting, moving your most relevant experience to the top, and writing a cover letter to fit. About 30 seconds.
- Keywords matched to this posting
- Fit score before you apply
- Cover letter included
Matched against 2.4M live jobs from 200,000+ employers in 200+ countries.
Tailor my resume for this job →Apply from your AI assistant
Connect hirly to Claude and ask it to apply to this job. hirly tailors your resume, fills the employer’s form and asks before sending. ChatGPT: manual setup today.
Some employer sites stop an application at a CAPTCHA or sign-in and hand it back with a link. Applying needs a paid plan. Works with any assistant that supports MCP.
hirly's read of this role
- Seniority
- Mid level
- Country
- US
- Work mode
- On-site / unstated
- First seen by hirly
- 4 Sept 2026
Derived automatically from the posting. Upload your resume above to see how the role scores against it.
the posting
About Etched
Etched is building AI chips that are hard-coded for individual model architectures. Our first product (Sohu) only supports transformers, but has an order of magnitude more throughput and lower latency than a B200. With Etched ASICs, you can build products that would be impossible with GPUs, like real-time video generation models and extremely deep chain-of-thought reasoning.
IC Package Engineer
We are seeking an experienced IC Package Design Engineer to drive and own all aspects of substrate layout and package design work. The ideal candidate will have extensive experience with advanced packaging technologies such as CoWoS, large-scale BGA designs, and package warpage mitigation strategies. You will play a key role in ensuring the mechanical and electrical integrity of packages that power the next generation of AI hardware.
Representative Projects:
Own the end-to-end package design process, including substrate layout and IC package design, while collaborating with internal teams and external vendors to deliver optimized, manufacturable solutions
Leverage advanced packaging technologies, with expertise in CoWoS (Chip-on-Wafer-on-Substrate) and heterogeneous integration techniques, to design both open and closed packages, incorporating stiffeners as needed
Expertise in large-scale BGA design, including experience with packages exceeding 4000-ball arrays, ball pitch optimization, routing, and power/ground plane design
Conduct mechanical and warpage analysis to address package warpage and coplanarity requirements across varying package sizes, collaborating with mechanical teams for simulation and testing to minimize thermal and mechanical stress
Perform design validation by assessing package layouts against electrical and mechanical constraints, providing design reviews and guidance on substrate and interconnect solutions, while archiving DFM-related learning for continuous improvement opportunities
Collaborate cross-functionally with chip design, thermal, mechanical, and manufacturing teams to ensure holistic package solutions, while interfacing with vendors to align design requirements and production feasibility
Oversee package reliability testing, including thermal, warpage, shock, shear, HTSL, HAST, ALT, JESD22, and electrical tests, while interfacing with various vendors to ensure compliance and quality
You maybe a good fit if you have
Bachelor’s or Master’s degree in Electrical Engineering, Mechanical Engineering, or related discipline
5+ years of experience in advanced IC package design, including CoWoS or equivalent technologies
Proven experience in substrate layout and BGA package design for large ball arrays (>4000 balls) with >20Ghz signaling and >500W
Strong understanding of stiffener design, open vs. closed package requirements, and package warpage and coplanarity challenges across various sizes
Proficiency in package design tools such as Cadence APD/SIP, Mentor Xpedition, or similar
Familiarity with mechanical stress analysis, simulation, and validation methodologies
Solid communication skills to work across multi-disciplinary teams and external partners
Experience with advanced packaging nodes (e.g., 2.5D/3D stacking)
Knowledge of thermal management techniques in package design
Previous experience working in AI, HPC, or semiconductor design companies
We encourage you to apply even if you do not believe you meet every single qualification.
How we’re different:
Etched believes in the Bitter Lesson . We think most of the progress in the AI field has come from using more FLOPs to train and run models, and the best way to get more FLOPs is to build model-specific hardware. Larger and larger training runs encourage companies to consolidate around fewer model architectures, which creates a market for single-model ASICs.
We are a fully in-person team in Cupertino, and greatly value engineering skills. We do not have boundaries between engineering and research, and we expect all of our technical staff to contribute to both as needed.
Benefits:
Full medical, dental, and vision packages, with 100% of premium covered, 90% for dependents
Housing subsidy of $2,000/month for those living within walking distance of the office
Daily lunch and dinner in our office
Relocation support for those moving to Cupertino
Similar jobs
- Package Engineer - HomeTarget · 1000 Nicollet Mall, Minneapolis,MN 55403-2542First seen 5d ago
- Principal Package EngineerDelos Data Inc · Palo AltoFirst seen yesterday
- Director, Package EngineeringVrtx · Boston, MAFirst seen 5d ago
- Senior Manager, Package EngineeringGlobusmedical · Audubon, PAFirst seen 10d ago
- Package Engineering Associate DirectorVrtx · Boston, MAFirst seen 19d ago
Want this one?
Upload your resume and hirly rewrites it for this job and writes the cover letter — in about thirty seconds, before you sign up.
Tailor my resume for this job