hirly

Marvell

IC Validation Engineer Intern, MS - Summer 2027

Santa Clara, CA · Irvine, CA · Westlake Village, CA

See how you match this job — and similar ones. Free.

Upload your resume and hirly scores it against this role at Marvell first, then against similar open jobs, and shows where you fit and why.

PDF or DOCX, up to 12MB. No sign-up to see your matches.

Get past the screening software and onto a recruiter's desk

hirly rewrites your resume for this job — matching the keywords and skills in the posting, moving your most relevant experience to the top, and writing a cover letter to fit. About 30 seconds.

  • Keywords matched to this posting
  • Fit score before you apply
  • Cover letter included

Matched against 2.4M live jobs from 200,000+ employers in 200+ countries.

Tailor my resume for this job →

Apply from your AI assistant

Connect hirly to Claude and ask it to apply to this job. hirly tailors your resume, fills the employer’s form and asks before sending. ChatGPT: manual setup today.

Some employer sites stop an application at a CAPTCHA or sign-in and hand it back with a link. Applying needs a paid plan. Works with any assistant that supports MCP.

hirly's read of this role

Seniority
Internship
Country
US
Work mode
On-site / unstated
First seen by hirly
15 Sept 2026

Derived automatically from the posting. Upload your resume above to see how the role scores against it.

the posting

About Marvell

Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities.

At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.

Your Team, Your Impact

Data center engineering (DCE) team involves in the development of discrete components and integrated optics providing to the Marvell DCE group is looking for an electrical engineering interns. A qualified candidate will work with a team of energetic, technically strong, multi-disciplined engineering team in the development of critical components for 800G, 1.6T ZR high speed optical communication systems that will enable the next generation cloud computing that powers the today's AI landscape.

The successful candidate will be part of the Optics team responsible for validation of Analog front end design used in various physical medium devices, Photonics Integrated circuits, board-level hardware design, test development in microwave test and measurement at mmWave and beyond, and scripting of automatic test systems for testing hardware with specific firmware.

What You Can Expect

This intern may be assigned any related to designing a test interface, probe solution, test automation, PIC test development, testing of CDSP SerDes, SiGe BiCMOS transimpedance amplifiers and laser drivers. This may include system modeling, block design, simulation, or lab measurement. Assignments will depend on the skills and interests of the student intern as well as the project phase.

Detail responsibilities can be:

Develop Hardware for Chip level and/or sub-system level performance evaluation/validation.

Initial work will involve in execution of engineering validation plan for Optoelectronic components (TIAs & modulator Drivers)

Learn to understand the Spec and functionalities of Marvell Optoelectronics products

Designing hardware platform for validating chips and system with Senior member’s guidance

Coding/scripting to automate measurements in Python

Verify and Trouble shoot board level or chip level design.

Engage and collaborate among validation team members for test development, data base structure, test hardware (Probes wedges, probes cards, and PCB,) and performing assigned validation projects.

Documentation of design/validation results and report generations

Being successful during internship could potentially earn as a Post Silicon Validation Engineer role and overtime, design and innovate hardware/software and test/validation methodologies.

Solving low noise- high gain amplifier testing up to mmWave.

What We're Looking For

Currently enrolled in a Master’s Degree in CE, EE, or a related field with an expected graduation date of Fall 2027 – Summer 2028

​Preferred Qualifications:

Strong fundamentals in at least 2 to 3 of the following area:

RF and Microwave Engineering (S-parameters.) & Devices (Filters, Splitters/ Combiners, Travelling wave amplifiers)

Transistor-level Analog design

Common building blocks & functions: OpAmps, Digital logic

Communication Theories – modulations, noise, SNR, digital signal processing, equalization techniques, Q-factor, BER

Digital System engineering – signaling and synchronization.

Programming: Python, C, etc. (Exposures to Matlab and ADS is desirable)

Silicon Photonics

Enjoys hands on lab work using test and measurement equipment (VNA, Oscilloscope, Spectrum analyzer, and in circuit emulator.)

Expected Base Pay Range (USD)

33 - 66, $ per hour.

The successful candidate’s starting base pay will be determined based on job-related skills, experience, qualifications, work location and market conditions. The expected base pay range for this role may be modified based on market conditions.



 Additional Compensation and Benefit Elements

Marvell is committed to providing exceptional, comprehensive benefits that support our employees at every stage - from internship to retirement and through life’s most important moments. Our offerings are built around four key pillars: financial well-being, family support, mental and physical health, and recognition. Highlights for our interns: medical, dental, and vision coverage, perks and discounts, robust mental health resources to prioritize emotional well-being, and paid holidays. Additional compensation may be available for intern PhD candidates. We look forward to sharing more with you during the interview process.

All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.

Any applicant who requires a reasonable accommodation during the selection process should contact Marvell HR Helpdesk at TAOps@marvell.com .

Interview Integrity

To support fair and authentic hiring practices, candidates are not permitted to use AI tools (such as transcription apps, real-time answer generators like ChatGPT or Copilot, or automated note-taking bots) during interviews.

These tools must not be used to record, assist with, or enhance responses in any way. Our interviews are designed to evaluate your individual experience, thought process, and communication skills in real time. Use of AI tools without prior instruction from the interviewer will result in disqualification from the hiring process.

This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment.

#LI-TT1

Original posting on Marvell's site ↗

Browse similar roles

Want this one?

Upload your resume and hirly rewrites it for this job and writes the cover letter — in about thirty seconds, before you sign up.

Tailor my resume for this job
IC Validation Engineer Intern, MS – Marvell | hirly.me