hirly

Capgemini Engineering

Junior DV and FPGA Prototyping Engineer

Kyiv, Rivne, Lviv, Odesa, HITECHPARKODESA, UA

See how you match this job — and similar ones. Free.

Upload your resume and hirly scores it against this role at Capgemini Engineering first, then against similar open jobs, and shows where you fit and why.

PDF or DOCX, up to 12MB. No sign-up to see your matches.

Get past the screening software and onto a recruiter's desk

hirly rewrites your resume for this job — matching the keywords and skills in the posting, moving your most relevant experience to the top, and writing a cover letter to fit. About 30 seconds.

  • Keywords matched to this posting
  • Fit score before you apply
  • Cover letter included

Matched against 2.3M live jobs from 200,000+ employers in 200+ countries.

Tailor my resume for this job →

hirly's read of this role

Seniority
Entry level
Country
UA
Work mode
On-site / unstated
First seen by hirly
29 Sept 2026

Derived automatically from the posting. Upload your resume above to see how the role scores against it.

the posting

At Capgemini Engineering, the world leader in engineering services, we bring together a global team of engineers, scientists, and architects to help the world’s most innovative companies unleash their potential. From autonomous cars to life-saving robots, our digital and software technology experts think outside the box as they provide unique R&D and engineering services across all industries. Join us for a career full of opportunities. Where you can make a difference. Where no two days are the same.

Your Role

Your on-job tasks would consist of:

- Studying AMD Vivado and Vitis IDE

- Modelling (Python) and RTL implementation (System Verilog) of the proposed image and/or audio processing algorithms

- Building FPGA environment and debug of the implemented RTL design using Zybo Z7 board

- Building SV based verification environment for simple RTL designs like FIFO, UART.

We’d expect you to learn:

o OOP concepts in System Verilog (classes, inheritance, polymorphism)

o Constrained randomization (rand variables, constraints, inline constraints, conflict solving)

o Functional coverage (covergroups, coverpoints, cross coverage, bins)

o Assertions (simple SVA properties checks)

- Studying UVM methodology

- Wrapping SV based environment into UVM

- Shell and Python scripting

Mandatory qualifications

- Bachelor’s/Master’s Degree in Electronics or related fields

- Good understanding of digital logic design basics

- Basics of IC design & verification using System Verilog

- Beginner’s experience with EDA tools (AMD Vivado (Xilinx), Intel Quartus (Altera), Cadence, Synopsys or similar)

- Understanding OOP concepts

- Beginner’s level of English or higher

Optional qualifications you may have

- FPGA design using HDL (Verilog, VHDL) or schematics editor

- CPU architecture knowledge, embedded SW development

- Scripting using Bash, Python, TCL etc.

Capgemini is a global business and technology transformation partner, helping organizations to accelerate their dual transition to a digital and sustainable world, while creating tangible impact for enterprises and society. It is a responsible and diverse group of 340,000 team members in more than 50 countries. With its strong over 55-year heritage, Capgemini is trusted by its clients to unlock the value of technology to address the entire breadth of their business needs. It delivers end-to-end services and solutions leveraging strengths from strategy and design to engineering, all fueled by its market leading capabilities in AI, generative AI, cloud and data, combined with its deep industry expertise and partner ecosystem.

#LI-ID3

#LI-Remote

Original posting on Capgemini Engineering's site ↗

Want this one?

Upload your resume and hirly rewrites it for this job and writes the cover letter — in about thirty seconds, before you sign up.

Tailor my resume for this job