Cadence
Lead Customer Engagement Engineer- Liberate
SHANGHAI
Get past the screening software and onto a recruiter's desk
hirly rewrites your resume for this job — matching the keywords and skills in the posting, moving your most relevant experience to the top, and writing a cover letter to fit. About 30 seconds.
- Keywords matched to this posting
- Fit score before you apply
- Cover letter included
Matched against 2.7M live jobs from 200,000+ employers in 200+ countries.
Tailor my resume for this job →Apply from your AI assistant
Connect hirly to Claude and ask it to apply to this job. hirly tailors your resume, fills the employer’s form and asks before sending. ChatGPT: manual setup today.
Some employer sites stop an application at a CAPTCHA or sign-in and hand it back with a link. Applying needs a paid plan. Works with any assistant that supports MCP.
hirly's read of this role
- Seniority
- Lead / management
- Country
- CN
- Work mode
- On-site / unstated
- First seen by hirly
- 3 Oct 2026
Derived automatically from the posting. Upload your resume above to see how the role scores against it.
the posting
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
Role Overview
Responsible for enabling Foundry PDK teams and Foundry Design Service teams to deploy signoff‑quality standard cell, IO, and memory libraries using Cadence Liberate Characterization Suite. This role focuses on library modeling methodology, characterization techfile development, and design‑ready reference flow enablement aligned with foundry signoff requirements.
Key Responsibilities – Foundry PDK Team Support
- Support foundry PDK teams in development, validation, and maintenance of Liberate characterization techfiles for standard cell, IO, and memory libraries.
- Collaborate with foundry teams to define SPICE corner, PVT, and RC assumptions used for library signoff.
- Enable generation of signoff‑quality Liberty models (NLDM / CCS / CCSP) aligned with foundry requirements.
- Support characterization of timing, power, leakage, noise, and SI effects for advanced nodes.
- Assist foundry PDK qualification and IP vendor enablement through library quality checks and debugging.
- Work with foundry modeling and signoff teams to ensure consistency between library models and downstream STA, power, and reliability analysis.
Key Responsibilities – Foundry Design Service Team Support
- Develop and maintain design reference flows for standard cell, IO, and memory libraries used by foundry design service teams.
- Support integration of Liberate libraries into design implementation and signoff flows.
- Provide guidance on library usage, corner selection, and modeling trade‑offs for large‑scale SoC projects.
- Support characterization model selection for pre‑layout, post‑layout, ECO, and signoff stages.
- Assist design service teams in debugging timing, power, SI, and convergence issues related to library quality.
- Enable reusable and standardized library handoff flows across multiple design service projects.
We’re doing work that matters. Help us solve what others can’t.
Listed on hirly, a job board. hirly is not the employer: Cadence is hiring for this role.
Browse similar roles
Want this one?
Upload your resume and hirly rewrites it for this job and writes the cover letter — in about thirty seconds, before you sign up.
Tailor my resume for this job