hirly
Sign inGet started free

Cadence

Lead Design Engineer

BANGALORE

See how you match this job — and similar ones. Free.

Upload your resume and hirly scores it against this role at Cadence first, then against similar open jobs, and shows where you fit and why.

PDF or DOCX, up to 12MB. No sign-up to see your matches.

Get past the screening software and onto a recruiter's desk

hirly rewrites your resume for this job — matching the keywords and skills in the posting, moving your most relevant experience to the top, and writing a cover letter to fit. About 30 seconds.

  • Keywords matched to this posting
  • Fit score before you apply
  • Cover letter included
Tailor my resume for this job →

Apply from your AI assistant

Connect hirly to Claude and ask it to apply to this job. hirly tailors your resume, fills the employer’s form and asks before sending. ChatGPT: manual setup today.

See how it works

Some employer sites stop an application at a CAPTCHA or sign-in and hand it back with a link. Applying needs a paid plan. Works with any assistant that supports MCP.

hirly's read of this role

Seniority
Lead / management
Country
IN
Work mode
On-site / unstated
First seen by hirly
16 Oct 2026

Derived automatically from the posting. Upload your resume above to see how the role scores against it.

the posting

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

About the Role

We are looking for a Lead Design Engineer to provide hands-on execution across Synthesis, LEC, CLP, and UPF/power-intent flows for advanced ASIC/SoC designs. This role is execution-focused with growing ownership: debugging synthesis and LEC issues independently, contributing to CLP sign-off, and writing constraints and ECO scripts, while working closely with the Team on complex escalations.

Key Responsibilities

  • Run and debug LEC sign off on design blocks; investigate and resolve NEQs and constraint mismatches
  • Work on Genus synthesis runs to improve QoR, debug SDC/constraint issues.
  • Support CLP flows
  • Write and maintain ECO scripts and timing/power constraints for design blocks
  • Independently triage and document issues, escalating complex or systemic issues as needed.
  • Collaborate with PD, DFT, and RTL teams to resolve cross-functional issues affecting synthesis/LEC/CLP closure
  • Prepare clear status updates and technical summaries for internal tracking

Required Skills

  • 4–7 years of hands-on experience in ASIC synthesis, LEC, and/or low-power verification flows
  • Working knowledge of Cadence Genus and Conformal (LEC and/or CLP)
  • Familiarity with UPF/CPF-based power intent (IEEE 1801)
  • Scripting proficiency in Tcl, Perl, or Python; comfortable in Unix/Linux based environments.
  • Solid understanding of digital design fundamentals, STA basics, and low-power architecture concepts
  • Strong communication skills and ability to work independently on assigned blocks

We’re doing work that matters. Help us solve what others can’t.

Original posting on Cadence's site ↗

Listed on hirly, a job board. hirly is not the employer: Cadence is hiring for this role.

Similar jobs

Browse similar roles

Want this one?

Upload your resume and hirly rewrites it for this job and writes the cover letter — in about thirty seconds, before you sign up.

Tailor my resume for this job