hirly

Cadence

Lead Software Engineer - Logic Synthesis

SHANGHAI

See how you match this job — and similar ones. Free.

Upload your resume and hirly scores it against this role at Cadence first, then against similar open jobs, and shows where you fit and why.

PDF or DOCX, up to 12MB. No sign-up to see your matches.

Get past the screening software and onto a recruiter's desk

hirly rewrites your resume for this job — matching the keywords and skills in the posting, moving your most relevant experience to the top, and writing a cover letter to fit. About 30 seconds.

  • Keywords matched to this posting
  • Fit score before you apply
  • Cover letter included
Tailor my resume for this job →

Apply from your AI assistant

Connect hirly to Claude and ask it to apply to this job. hirly tailors your resume, fills the employer’s form and asks before sending. ChatGPT: manual setup today.

Some employer sites stop an application at a CAPTCHA or sign-in and hand it back with a link. Applying needs a paid plan. Works with any assistant that supports MCP.

hirly's read of this role

Role family
Engineering
Seniority
Lead / management
Country
CN
Work mode
On-site / unstated
First seen by hirly
3 Oct 2026

Derived automatically from the posting. Upload your resume above to see how the role scores against it.

the posting

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Position Description:

  • Responsible for development and maintenance of the synthesizer for Palladium.
  • Implementation for new VHDL/Verilog feature support in synthesizer.
  • Logic optimization and performance improvement in synthesizer.

Position Requirement:

  • This position requires a Bachelor or Master's degree in EE/CS/CE with 3-5 years of industry experience.
  • Candidate should be proficient with C/C++, Operating system concepts.
  • Design modeling using Verilog/SV, VHDL or SysC.
  • Knowledge and experience in RTL modeling of BFMs along with exposure to verification methodologies using UVM and SC/TLM is preferable.
  • EDA/CAD tool development experience or logic design verification experience is highly preferred.
  • Knowledge and experience in AI tools like Copilot or Claude code is preferred.
  • Requires good communication skills, attention to details, and ability to work in multi-site/multi-person project.

We’re doing work that matters. Help us solve what others can’t.

Original posting on Cadence's site ↗

Listed on hirly, a job board. hirly is not the employer: Cadence is hiring for this role.

Browse similar roles

Want this one?

Upload your resume and hirly rewrites it for this job and writes the cover letter — in about thirty seconds, before you sign up.

Tailor my resume for this job