GlobalFoundries
Manager ASIC Digital Design
Hsinchu · Wuhan
Get past the screening software and onto a recruiter's desk
hirly rewrites your resume for this job — matching the keywords and skills in the posting, moving your most relevant experience to the top, and writing a cover letter to fit. About 30 seconds.
- Keywords matched to this posting
- Fit score before you apply
- Cover letter included
Apply from your AI assistant
Connect hirly to Claude and ask it to apply to this job. hirly tailors your resume, fills the employer’s form and asks before sending. ChatGPT: manual setup today.
Some employer sites stop an application at a CAPTCHA or sign-in and hand it back with a link. Applying needs a paid plan. Works with any assistant that supports MCP.
hirly's read of this role
- Seniority
- Lead / management
- Countries
- TW, CN
- Work mode
- On-site / unstated
- First seen by hirly
- 27 Sept 2026
Derived automatically from the posting. Upload your resume above to see how the role scores against it.
the posting
About GlobalFoundries
GlobalFoundries is a leading full-service semiconductor foundry providing a unique combination of design, development, and fabrication services to some of the world’s most inspired technology companies. With a global manufacturing footprint spanning three continents, GlobalFoundries makes possible the technologies and systems that transform industries and give customers the power to shape their markets. For more information, visit www.gf.com .
Introduction
Join the MIPS organization at GF to lead development of next-generation RISC-V processor and interconnect subsystems. You will drive verification strategy, lead a global engineering team, and deliver high-performance CPU IP solutions.
Key Responsibilities
Lead and manage ASIC design and verification teams for processor or interconnect subsystems
Define and drive UVM-based verification strategy and coverage closure
Deliver complex CPU/IP verification programs with high quality
Collaborate with global architecture, RTL, modeling, and software teams
Drive cross-functional execution and influence technical decisions
Establish engineering processes and best practices
Mentor and develop team members
Required Qualifications
Bachelor's or Master's degree in Electrical or Computer Engineering or related field
10+ years ASIC design/verification experience
3+ years team leadership experience
Strong RISC-V / processor architecture or interconnect knowledge
Expertise in UVM and SystemVerilog
Experience with simulation tools such as VCS or Questa
Strong leadership and communication skills
GlobalFoundries is an equal opportunity employer, cultivating a diverse and inclusive workforce. We believe having a multicultural workplace enhances productivity, efficiency and innovation whilst our employees feel truly respected, valued and heard.
As an affirmative employer, all qualified applicants are considered for employment regardless of age, ethnicity, marital status, citizenship, race, religion, political affiliation, gender, sexual orientation and medical and/or physical abilities.
All offers of employment with GlobalFoundries are conditioned upon the successful completion of background checks, medical screenings as applicable and subject to the respective local laws and regulations.
No Recruitment Fee Policy: GlobalFoundries is committed to ethical and transparent hiring practices. Candidates will not be charged any fees at any stage of the recruitment process. Any request for payment related to a GlobalFoundries employment opportunity is unauthorized and should be reported immediately . All legitimate recruitment communications are conducted exclusively through official GlobalFoundries channels. To report concerns or suspected recruitment fraud, please contact our Ethics & Compliance Office at global.compliance@GlobalFoundries.com or visit our official website.
Information about our benefits you can find here: https://gf.com/about-us/careers/opportunities-asia
Listed on hirly, a job board. hirly is not the employer: GlobalFoundries is hiring for this role.
Similar jobs
- Mixed Signal Digital Design LeadBroadcom · 2 LocationsFirst seen 21d ago
- Digital Design (Physical) EngineerAnalogdevices · China, Beijing, Haidian, XixiaokouFirst seen 25d ago
- Manager Digital Design (FPGA) Engineering - Rolling Meadows, ILEpiq Design Solutions LLC · Rolling Meadows, ILFirst seen 8d ago
- Digital Design LeadRollsroyce · IndianapolisFirst seen 9d ago
- Digital Design LeadAnalogdevices · Singapore, KallangFirst seen 14d ago
Browse similar roles
Want this one?
Upload your resume and hirly rewrites it for this job and writes the cover letter — in about thirty seconds, before you sign up.
Tailor my resume for this job