Bayasystems
Performance Architecture
Austin, Texas, United States; Bengaluru, Karnataka, India; Cambridge, England, United Kingdom; Santa Clara, California, United States
Apply through hirly
hirly scores this role against your resume, shows its reasoning, then writes a resume and cover letter for it and fills the application with you. Free to start — no card required.
hirly's read of this role
- Seniority
- Mid level
- Country
- US
- Work mode
- On-site / unstated
- First seen by hirly
- 10 Sept 2026
Derived automatically from the posting. Sign up to see how the role scores against your own resume.
the posting
Baya Systems is inspired by the baya bird , also known as the weaver . Baya birds weave very unique and intricate hanging nests from different materials. The nests are robust and safe while being extremely lightweight and efficient.
Baya is a fast-moving Series B startup built by serial entrepreneurs with a vision to accelerate intelligent computing in the emerging chiplet era. We focus on software-driven, unified fabric solutions for single-die and multi-die systems. We design and license disruptive intellectual property for use in semiconductor chips, with software development platforms to simplify the design process and reduce the time to market for complex System-on-Chip (SoC) and multi-chiplet systems. This enables our partners to innovate and deliver compelling solutions for data center, infrastructure, AI, Automotive, and Edge IoT markets. We are looking for energetic and dedicated individuals share our passion for enabling innovation and excellence in the semiconductor industry that empowers game-changing products and services!
Hands on Performance Architecture, Performance Modeling, Performance Engineering
Onsite Locations - Santa Clara, CA / Austin, TX / Cambridge or Bristol, UK / Bengaluru, India
Experience Levels - Mid Level to Sr. Engineer / Principal
Responsibilities:
Develop system software in Python and C++
Develop fabric and cache architecture models and data structures
Develop core software optimization algorithms and platforms
Work closely with architects and designers to find innovative ways to develop performance models for different IP’s
Requirements and Qualifications:
Master’s degree in Computer Science, Computer Engineering or Electrical Engineering (or equivalent experience)
Minimum of 6 years of experience in the semiconductor or CAD industry
Strong object-oriented programming skills with Python and C++
Experience with performance modeling of IP’s and SoC’s using System C or C++
Experience with computer architecture, CPU, Memory and Interconnects
Expert level knowledge of Data Structures and Algorithms
Expert level knowledge of building concurrent system models
Experience with modern code development practices : Git, CI, UI
Strong interpersonal, communication and teamwork skills
Compensation:
Salary commensurate with experience
Performance incentives
Comprehensive medical, dental, and vision benefits
401(k) retirement plan
Equity
Browse similar roles
Is this role actually a fit for you?
hirly answers with a score and its reasoning, then writes the resume and cover letter if you decide to go for it.
Score it against my resume