hirly

Ambarella

Physical Design Engineer

US Headquarters

See how you match this job — and similar ones. Free.

Upload your resume and hirly scores it against this role at Ambarella first, then against similar open jobs, and shows where you fit and why.

PDF or DOCX, up to 12MB. No sign-up to see your matches.

Get past the screening software and onto a recruiter's desk

hirly rewrites your resume for this job — matching the keywords and skills in the posting, moving your most relevant experience to the top, and writing a cover letter to fit. About 30 seconds.

  • Keywords matched to this posting
  • Fit score before you apply
  • Cover letter included

Matched against 2.6M live jobs from 190,000+ employers in 200+ countries.

Tailor my resume for this job →

Apply from your AI assistant

Connect hirly to Claude and ask it to apply to this job. hirly tailors your resume, fills the employer’s form and asks before sending. ChatGPT: manual setup today.

Some employer sites stop an application at a CAPTCHA or sign-in and hand it back with a link. Applying needs a paid plan. Works with any assistant that supports MCP.

hirly's read of this role

Seniority
Mid level
Stated salary
$140,000 – $156,000 per year
Country
US
Work mode
On-site / unstated
First seen by hirly
27 Sept 2026

Derived automatically from the posting. Upload your resume above to see how the role scores against it.

the posting

AI Vision Processors For Edge Applications

Our solutions make cameras smarter by extracting valuable data from high-resolution video streams.

Job Description

The Physical Design Engineer will be an integral part of the physical design team with all aspects of physical design implementation and verification tasks for Ambarella’s cutting edge low power AI SoC from Netlist to GDSII.

The Physical Design Engineer will be responsible for the following areas throughout all phase of SoC implementation process; floor-planning, auto place and route, static timing analysis, eco implementation, signal integrity analysis, EM/IR analysis, formal verification, and physical layout verification (LVS/DRC/DFM) at block and/or full chip level.

Requirements

  • BS/MS in EE/computer science or equivalent experience
  • 3- 5+ years’ experience,
  • Good understanding in VLSI digital design/Layout/Timing closure
  • Basic knowledge on circuit design, device delays, and timing at gate-level
  • Familiar with industry EDA tools such as Cadence Innovus/Quantus/Tempus, Synopsys Fusion Compiler/ICC2/StarRC/Primetime and Mentor Calibre.
  • Proficient programming and scripting skills (Perl, Python, TCL, C-shell, make)
  • Hardware Design Languages like Verilog, VHDL
  • Self-motivated team worker, good verbal and written interpersonal skills.
  • Experience with Cadence Innovus/Genus/Conformal and Synopsys Primetime/StarRC would be an added advantage.
  • Solid understanding of hierarchical physical design strategies, methodologies and nanometer advanced node technology issues.
  • Hands-on experience in STA including multi-mode multi-corner analysis and ability to analyze and fix critical timing issues.
  • Proven track record of delivering tape-out quality GDSII with silicon success in sub 10 nm is a plus.

The base salary range is $140,000 - $156,000. Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The successful candidate will have the opportunity to convert to a full-time regular position. We also offer new-hire RSU grants and the opportunity for annual RSU grants, as well as other highly competitive benefits.

Original posting on Ambarella's site ↗

Listed on hirly, a job board. hirly is not the employer: Ambarella is hiring for this role.

Want this one?

Upload your resume and hirly rewrites it for this job and writes the cover letter — in about thirty seconds, before you sign up.

Tailor my resume for this job