Ambarella
Physical Design Engineer Intern
US Headquarters
hirly Pro
Get in front of the people hiring at Ambarella
- Reach the hiring manager at Ambarella on LinkedIn, from your own account
- hirly applies to this job for you, with unlimited applications
- A resume and cover letter written for this job, unlimited
- The hiring manager and recruiter at Ambarella, with contact details
$49 a month · ₹1,999 for 30 days in India · cancel any time
Get past the screening software and onto a recruiter's desk
hirly rewrites your resume for this job — matching the keywords and skills in the posting, moving your most relevant experience to the top, and writing a cover letter to fit. About 30 seconds.
- Keywords matched to this posting
- Fit score before you apply
- Cover letter included
Matched against 3M live jobs from 220,000+ employers in 200+ countries.
Tailor my resume for this job →Apply from your AI assistant
Connect hirly to Claude or ChatGPT and ask it to apply to this job. hirly tailors your resume, fills the employer’s form and asks before sending.
Some employer sites stop an application at a CAPTCHA or sign-in and hand it back with a link. Applying needs a paid plan. Works with any assistant that supports MCP.
hirly's read of this role
- Seniority
- Internship
- Country
- US
- Work mode
- On-site / unstated
- First seen by hirly
- 23 Oct 2026
Derived automatically from the posting. Upload your resume above to see how the role scores against it.
the posting
AI Vision Processors For Edge Applications
Our solutions make cameras smarter by extracting valuable data from high-resolution video streams.
Job Description
The Physical Design Engineer will be an integral part of the physical design team with all aspects of physical design implementation and verification tasks for Ambarella’s cutting edge low power AI SoC from Netlist to GDSII.
The Physical Design Engineer will be responsible for the following areas throughout all phase of SoC implementation process; floor-planning, auto place and route, static timing analysis, eco implementation, signal integrity analysis, EM/IR analysis, formal verification, and physical layout verification (LVS/DRC/DFM) at block and/or full chip level.
Listed on hirly, a job board. hirly is not the employer: Ambarella is hiring for this role.
Similar jobs
- Manufacturing Engineer InternRAM Aerospace · St. George, UTFirst seen today
- Software Engineer InternTrimble · US - OR, Lake OswegoFirst seen today
- Software Engineer InternFormfactor · Livermore, CAFirst seen today
- Design Verification Engineer Intern (Summer 2027)Globalfoundries · USA - Texas - RichardsonFirst seen today
- Software Development Engineer Intern - Summer 2027Amazon · Boston, Massachusetts, USA; Austin, Texas, USA; Seattle, Washington, USA; Arlington, Virginia, USA; Denver, Colorado, USAFirst seen today
Want this one?
Upload your resume and hirly rewrites it for this job and writes the cover letter — in about thirty seconds, before you sign up.
Tailor my resume for this job