hirly
Sign inGet started free

NVIDIA

Physical Verification Engineer

Israel, Tel Aviv · Israel, Yokneam

See how you match this job — and similar ones. Free.

Upload your resume and hirly scores it against this role at NVIDIA first, then against similar open jobs, and shows where you fit and why.

PDF or DOCX, up to 12MB. No sign-up to see your matches.

Get past the screening software and onto a recruiter's desk

hirly rewrites your resume for this job — matching the keywords and skills in the posting, moving your most relevant experience to the top, and writing a cover letter to fit. About 30 seconds.

  • Keywords matched to this posting
  • Fit score before you apply
  • Cover letter included
Tailor my resume for this job →

Apply from your AI assistant

Connect hirly to Claude and ask it to apply to this job. hirly tailors your resume, fills the employer’s form and asks before sending. ChatGPT: manual setup today.

See how it works

Some employer sites stop an application at a CAPTCHA or sign-in and hand it back with a link. Applying needs a paid plan. Works with any assistant that supports MCP.

hirly's read of this role

Seniority
Mid level
Country
IL
Work mode
On-site / unstated
First seen by hirly
20 Oct 2026

Derived automatically from the posting. Upload your resume above to see how the role scores against it.

the posting

NVIDIA is seeking a Physical Verification Engineer to help ensure our ASIC and SoC designs are clean, correct, and ready for tapeout. This role focuses on physical verification quality across layout data, connectivity, and manufacturing rule compliance. You will work closely with physical design, custom layout, and methodology teams to run verification flows, debug issues, and improve signoff robustness. This is an excellent opportunity for an engineer who enjoys detailed analysis and high-impact signoff work.

What you’ll be doing:

  • Run and analyze physical verification checks such as DRC, LVS, and other tapeout-quality signoff checks.
  • Debug physical verification violations and partner with design teams to drive clean closure.
  • Review layout, netlist, and runset interactions to identify root causes and recommend fixes.
  • Support full-chip and block-level verification readiness across implementation milestones.
  • Improve physical verification flow quality, turnaround time, and automation.
  • Collaborate with methodology, CAD, and foundry-facing teams on rule interpretation and signoff quality.

What we need to see:

  • B.Sc. or M.Sc. in Electrical Engineering, Computer Engineering, or equivalent experience.
  • 2+ years of experience in physical verification, backend implementation, or VLSI signoff.
  • Strong understanding of DRC, LVS, antenna, and layout verification concepts.
  • Hands-on experience with tools such as Calibre, ICV, Pegasus, or equivalent physical verification tools.
  • Ability to debug verification issues across layout, extracted views, and netlist connectivity.
  • Scripting ability in Tcl, Perl, Python, or shell for automation and debug.
  • Strong collaboration skills and attention to detail.

Ways to stand out from the crowd:

  • Experience with advanced-node signoff and foundry rule decks.
  • Familiarity with stream-out/OASIS or GDSII generation and tapeout readiness flows.
  • Experience improving PV automation, dashboards, or regression infrastructure.

Widely considered to be one of the technology world’s most desirable employers, NVIDIA offers highly competitive salaries and a comprehensive benefits package. As you plan your future, see what we can offer to you and your family www.nvidiabenefits.com/

Original posting on NVIDIA's site ↗

Listed on hirly, a job board. hirly is not the employer: NVIDIA is hiring for this role.

Similar jobs

Browse similar roles

Want this one?

Upload your resume and hirly rewrites it for this job and writes the cover letter — in about thirty seconds, before you sign up.

Tailor my resume for this job