Etched
Post-Silicon Validation Engineer
San Jose
Get past the screening software and onto a recruiter's desk
hirly rewrites your resume for this job — matching the keywords and skills in the posting, moving your most relevant experience to the top, and writing a cover letter to fit. About 30 seconds.
- Keywords matched to this posting
- Fit score before you apply
- Cover letter included
Matched against 2.6M live jobs from 210,000+ employers in 200+ countries.
Tailor my resume for this job →Apply from your AI assistant
Connect hirly to Claude or ChatGPT and ask it to apply to this job. hirly tailors your resume, fills the employer’s form and asks before sending.
Some employer sites stop an application at a CAPTCHA or sign-in and hand it back with a link. Applying needs a paid plan. Works with any assistant that supports MCP.
hirly's read of this role
- Role family
- Engineering management
- Seniority
- Mid level
- Stated salary
- $160,000 – $350,000 per year
- Country
- US
- Work mode
- On-site / unstated
- First seen by hirly
- 10 Sept 2026
Derived automatically from the posting. Upload your resume above to see how the role scores against it.
the posting
About Etched
Etched is building hardware for frontier intelligence. We co-design chips, racks, software, and manufacturing to deliver best-in-class throughput and latency across both prefill and decode workloads. Our first products are heavily focused on inference . Backed by hundreds of millions from top-tier investors and staffed by leading engineers, Etched is redefining the infrastructure layer for the fastest growing industry in history.
Job Summary
We are seeking a highly skilled and motivated Post Silicon Validation Engineer to join our dynamic team. The ideal candidate will be responsible for bringing up, validating, and characterizing ASICs from first silicon through the production ramp. This role is crucial in ensuring functional correctness, performance, and reliability of our AI/ML accelerator hardware, enabling successful deployment of our cutting-edge products.
Key Responsibilities
Drive early bring-up of first silicon, including boot, initialization, and debug of ASICs.
Perform deep-dive debug of silicon issues across RTL, firmware, and system levels.
Collaborate closely with design, verification, and board teams to root-cause and resolve functional and electrical issues.
Validate and characterize custom IP blocks and accelerator components.
Execute functional and performance validation of compute units and specialized processing elements.
Conduct IP-level and full-chip stress testing and corner case analysis to ensure robust operation.
Develop and extend post-silicon validation infrastructure, automation, and test suites.
Implement efficient result capture, analysis, and regression frameworks.
Utilize lab instrumentation (oscilloscopes, analyzers, BERTs, pattern generators) for detailed signal and system characterization.
Define validation strategies and coverage metrics across design blocks and subsystems.
Partner with RTL, DFT, ATE, firmware, and system architecture teams to ensure smooth transition from pre-silicon verification to post-silicon validation.
Provide critical feedback on test escapes, yield issues, and silicon errata, influencing silicon revisions and firmware/driver workarounds.
You may be a good fit if you have
7+ years of experience in post-silicon validation, bring-up, and debug of ASICs (preferably including AI/ML accelerators)
Proven expertise in early silicon bring-up, debug, and validation
Deep knowledge of peripheral interfaces and board-level debug
Proficiency in C, Python, and scripting for validation automation
Hands-on expertise with oscilloscopes, logic/protocol analyzers, and other validation lab tools
Familiarity with firmware, bootloaders, and low-level silicon debug environments
Strong problem-solving, analytical, and collaboration skills across hardware and software teams
Bachelor's degree in Electrical Engineering, Computer Engineering, or a related field (Master's preferred)
Strong candidates may also have experience with
Low-speed peripheral interfaces (I2C, SPI, UART, JTAG)
High-speed protocols (PCIe, Ethernet)
Memory subsystems (HBM, DDR)
Performance and thermal characterization
AI/ML model profiling and workload correlation
System-level validation of accelerators or server platforms
Benefits
Medical, dental, and vision packages with generous premium coverage
$500 per month credit for waiving medical benefits
Housing subsidy of $2.5k per month for those living within walking distance of the office
Relocation support for those moving to San Jose (Santana Row)
Various wellness benefits covering fitness, mental health, and more
Daily lunch + dinner in our office
Unlimited compute budget subject to ROI justification
How we’re different
Etched believes in the Bitter Lesson . We are the first inference-focused frontier AI system. Our addressable market is the entirety of inference, unlike many of our competitors.
We are a fully in-person team in San Jose (Santana Row), and greatly value engineering skills. We do not have boundaries between engineering and research, and we expect all of our technical staff to contribute to both and work across disciplines as needed.
Listed on hirly, a job board. hirly is not the employer: Etched is hiring for this role.
Similar jobs
- Hardware Validation EngineerNvidia · US, OR, HillsboroFirst seen today
- Pre-si Power and Performance System Validation EngineerIntel · 3 LocationsFirst seen yesterday
- Test & Validation EngineerCat · Lafayette, IndianaFirst seen yesterday
- ADAS Feature Verification & Validation EngineerFord Global · Dearborn, MI, United StatesFirst seen yesterday
- PCIe Post-Silicon Validation Engineer - New College Grad 2027Nvidia · US, CA, Santa ClaraFirst seen 2d ago
Browse similar roles
Want this one?
Upload your resume and hirly rewrites it for this job and writes the cover letter — in about thirty seconds, before you sign up.
Tailor my resume for this job