hirly

Cadence

Principal AE, Serdes Design IP

SAN JOSE

See how you match this job — and similar ones. Free.

Upload your resume and hirly scores it against this role at Cadence first, then against similar open jobs, and shows where you fit and why.

PDF or DOCX, up to 12MB. No sign-up to see your matches.

Get past the screening software and onto a recruiter's desk

hirly rewrites your resume for this job — matching the keywords and skills in the posting, moving your most relevant experience to the top, and writing a cover letter to fit. About 30 seconds.

  • Keywords matched to this posting
  • Fit score before you apply
  • Cover letter included

Matched against 2.4M live jobs from 200,000+ employers in 200+ countries.

Tailor my resume for this job →

Apply from your AI assistant

Connect hirly to Claude and ask it to apply to this job. hirly tailors your resume, fills the employer’s form and asks before sending. ChatGPT: manual setup today.

Some employer sites stop an application at a CAPTCHA or sign-in and hand it back with a link. Applying needs a paid plan. Works with any assistant that supports MCP.

hirly's read of this role

Seniority
Lead / management
Stated salary
$127,400 – $236,600 per year
Country
US
Work mode
On-site / unstated
First seen by hirly
25 Sept 2026

Derived automatically from the posting. Upload your resume above to see how the role scores against it.

the posting

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Title

Principal Applications Engineer, Serdes Design IP

Location: San Jose, CA

Job Description

The Cadence IP team develops industry leading IPs that enable customers in a variety of markets - from the endpoint to the edge to the cloud. At Cadence we’re helping set the standard on IP products that get integrated in SoCs that power the world’s Data Centers, Automobiles, Cloud and Wireless Systems. We offer amazing opportunities to grow, no matter where you are in your career.

We are growing our Serdes Applications team and we are looking for smart, energetic, collaborative and creative people to help us lead the industry with our IP products. At Cadence, we believe in embracing diverse ideas and striving for excellence in all that we do. Do you want to make a difference and be challenged? Join the High-Performance Culture at Cadence.

As a Principal Applications Engineer, you will use your knowledge of different high-speed interface standards such as PCIe, CXL, Ethernet and USB to architect interface solutions for customers using Cadence Serdes IP and showcase the performance of the IP. You will also define internal processes and lead initiatives to improve team productivity and grow the IP business. This is a customer facing role that offers the benefit of both technical growth and business skill development. You will be part of the Technical Field Organization helping educate customers and providing solutions to them using our Serdes IP portfolio. Our serial interface PHY and controller IPs are used in data centers, mobile devices, automobiles and consumer devices.

Responsibilities include:

· Technical presales and configuration of High-Speed Interface IP, including PCIe, CXL and Ethernet PHY and Controllers

· Present Cadence’s IP portfolio and capabilities to prospective customers

· Serve as a product expert in digital controller and PHY IPs and protocols

· Work closely with IP Sales staff, marketing and R&D teams to win opportunities

· Demonstrating IP Performance at industry events and to prospective customers

· Provide quick-turn product specific technical support to customers, field teams, architects and designers

· Write application notes and articles for internal and/or external publication

· Travel to customer sites may be required occasionally

Qualifications :

· BS in EE, CE or related equivalent with 15+ years of relevant work experience or MS in EE, CE or equivalent with 10+ years of relevant work experience

· Solid experience in one or more high speed interface protocols – PCIe, CXL, UCIe, Ethernet, USB, MIPI, 224G, 112G

· Strong knowledge of PHY and/or controllers for one or more high speed interface protocols

· Individual leadership and initiative to manage pre-sales accounts

· Excellent presentation skills and verbal/written communication skills is a must

Nice to have :

· Lab validation and demo setup skills

· Experience on high-speed interface controller and/or PHY verification

· Knowledge of AXI and PIPE interface protocols

· Working knowledge of high-speed interface PHY

The annual salary range for California is $127,400 to $236,600. You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location. Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.

We’re doing work that matters. Help us solve what others can’t.

Original posting on Cadence's site ↗

Browse similar roles

Want this one?

Upload your resume and hirly rewrites it for this job and writes the cover letter — in about thirty seconds, before you sign up.

Tailor my resume for this job
Principal AE – Cadence · SAN JOSE | hirly.me