Broadcom
R&D Engineer IC Design 4
USA-CA San Jose Innovation Drive · USA-TX-Austin - River Place B7
Get past the screening software and onto a recruiter's desk
hirly rewrites your resume for this job — matching the keywords and skills in the posting, moving your most relevant experience to the top, and writing a cover letter to fit. About 30 seconds.
- Keywords matched to this posting
- Fit score before you apply
- Cover letter included
Apply from your AI assistant
Connect hirly to Claude and ask it to apply to this job. hirly tailors your resume, fills the employer’s form and asks before sending. ChatGPT: manual setup today.
Some employer sites stop an application at a CAPTCHA or sign-in and hand it back with a link. Applying needs a paid plan. Works with any assistant that supports MCP.
hirly's read of this role
- Seniority
- Mid level
- Stated salary
- $121,900 per year
- Country
- US
- Work mode
- On-site / unstated
- First seen by hirly
- 27 Sept 2026
Derived automatically from the posting. Upload your resume above to see how the role scores against it.
the posting
Please Note:
1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)
2. If you already have a Candidate Account, please Sign-In before you apply.
Job Description:
You will be responsible for the front end design and verification of design blocks for these cores. Specific duties will include, but are not limited to architecture definition, logic design, synthesis, constraint development; design verification through simulation, formal verification, along with analysis of timing from the physical implementation. You will design logic blocks from systems requirements documents and will simulate and debug designs with Verilog simulation. Familiarity with entire ASIC design and implementation flow.
· Ability to work independently as well as part of a large team spanning multiple geographies.
· Education: BS/MS in Electrical or Computer Engineering or equivalent
· Bachelors and 8+ years of related experience; or Masters degree and 6+ years of related experience
· Experience with complete ASIC or standard product implementation flow from RTL synthesis, timing analysis / closure.
· Requires proficiency with the following design tools / flows:
· TCL/Perl scripting
· Synthesis experience with either Synopsys Design Compiler/ DC topo or Cadence RTL compiler
· Timing analysis experience with Primetime for high frequency designs and advanced technology nodes/libraries
· Understanding of liberty LIB models for timing
· Formal verification (Synopsys Formality / Cadence Conformal)
· Spyglass Lint
· Power analysis of RTL and gate level netlists
· Familiarity with DFT (design for test) and scan methodology
· Version control (svn, git, etc)
Compensation and Benefits
The annual base salary range for this position is USD 121,900.00 To USD 195,000.00
As a valued member of our team, you'll be eligible for a discretionary annual bonus and the opportunity to receive not only a competitive new hire equity grant, but also annual equity awards, connecting your success directly to the company's growth. All subject to relevant plan documents and award agreements.
Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.
Broadcom is proud to be an equal opportunity employer. We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law. We will also consider qualified applicants with arrest and conviction records consistent with local law.
If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.
Listed on hirly, a job board. hirly is not the employer: Broadcom is hiring for this role.
Similar jobs
- Digital and Mixed Signal IC Design/DV EngineerTexas Instruments · Tucson, AZ, United StatesFirst seen 21d ago
- Digital IC Design/Verification EngineerMarvell · Cordoba, ArgentinaFirst seen 21d ago
- R&D Engineer IC Design 5Broadcom · 2 LocationsFirst seen 21d ago
- R&D Engineer IC Design 4Broadcom · 2 LocationsFirst seen 21d ago
- ASIC Entwicklungsingenieur Analog IC Design (w/m/div.)Robert Bosch GmbH · Erlangen, Bayern, GermanyFirst seen 22d ago
Browse similar roles
Want this one?
Upload your resume and hirly rewrites it for this job and writes the cover letter — in about thirty seconds, before you sign up.
Tailor my resume for this job