Intel
Semiconductor Research Engineer
US, Arizona, Phoenix
Get past the screening software and onto a recruiter's desk
hirly rewrites your resume for this job — matching the keywords and skills in the posting, moving your most relevant experience to the top, and writing a cover letter to fit. About 30 seconds.
- Keywords matched to this posting
- Fit score before you apply
- Cover letter included
Matched against 2.6M live jobs from 210,000+ employers in 200+ countries.
Tailor my resume for this job →Apply from your AI assistant
Connect hirly to Claude or ChatGPT and ask it to apply to this job. hirly tailors your resume, fills the employer’s form and asks before sending.
Some employer sites stop an application at a CAPTCHA or sign-in and hand it back with a link. Applying needs a paid plan. Works with any assistant that supports MCP.
hirly's read of this role
- Seniority
- Mid level
- Stated salary
- $141,910 per year
- Country
- US
- Work mode
- On-site / unstated
- First seen by hirly
- 6 Nov 2026
Derived automatically from the posting. Upload your resume above to see how the role scores against it.
the posting
Job Details:
Job Description:
As a Semiconductor Research Engineer, you will play a crucial role in advancing Intel's assembly and packaging technologies. You will design, develop, and test innovative devices, interconnects, and packaging solutions, leveraging device physics, electromagnetics, and materials science. Your hands-on work will include prototyping and research to optimize performance, reliability, and cost, directly impacting Intel's technological leadership in semiconductor innovation.
Business Group
Intel Corporation's Assembly Materials Characterization Lab, in Core Competency of Advanced Design and Customer Enabling is dedicated to enabling next-generation semiconductor technologies. This group combines cutting-edge research and development to deliver next generation metrology solution for advanced packaging solutions that drive miniaturization, performance enhancements, and functionality. As part of this dynamic team, you will contribute to Intel's mission to enhance technological capabilities and maintain industry leadership.
Key Responsibilities
- Conduct research using device physics, optics, electromagnetics, and thermomechanical analysis to enable novel devices and packaging technologies.
- Design and fabricate metrology prototypes to validate groundbreaking concepts for semiconductor assembly and interconnect solutions.
- Develop testing methodologies for component and device characterization, including dimension, optical signal loss, and stressing.
- Plan and execute experiments with cross-functional teams to benchmark results against industry standards.
- Model and analyze trade-offs between design, performance, and reliability to ensure optimal solutions.
- Collaborate with external vendors and researchers to support Intel's research pipeline.
Behavioral traits:
- Lead and influence technical teams to achieve milestones.
- Analytical and problem-solving abilities to address unique engineering challenges.
- Excellent organizational and communication skills, with experience presenting findings and mentoring team members.
Qualifications:
You must possess the below minimum qualifications to be initially considered for this position. Preferred qualifications are in addition to the minimum qualifications and are considered a plus factor in identifying top candidates.
Minimum Qualifications
- Master's in Electrical Engineering, Physics, Materials Science, Mechanical Engineering, or a related field with 4+ years of experience- OR- PhD degree with 2+ years of experience.
- Experience mentioned above should be in the following areas:
- Research, including optical test metrology, Dimensional metrology, and packaging design methodologies.
- Programming skills in Python or MATLAB for engineering applications.
- Experimental setups and data analysis techniques for lab testing.
Preferred Qualifications
- Experience with advanced Co-Packaged Optics (CPO).
- Experience with advanced packaging technologies like EMIB and Foveros architectures.
- Expertise in Design of Experiments (DOE), statistical analysis methods, and model-based problem-solving techniques.
- Familiarity with materials characterization techniques and cross-disciplinary collaboration.
Join a team that thrives on innovation, collaboration, and excellence. Be part of shaping the future of semiconductor technology with Intel-apply today.
Job Type:
Experienced Hire
Shift:
Shift 1 (United States of America)
Primary Location:
US, Arizona, Phoenix
Additional Locations:
Posting Statement:
All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.
Position of Trust
N/A
Benefits
We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel .
Annual Salary Range for jobs which could be performed in the US: $141,910.00-200,340.00 USD
The range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.
Work Model for this Role
This role will require an on-site presence. * Job posting details (such as work model, location or time type) are subject to change.
*
ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.
Listed on hirly, a job board. hirly is not the employer: Intel is hiring for this role.
Similar jobs
- Research Engineer, Privacy and AnonymizationClera · San FranciscoFirst seen today
- Research Engineer, Model Evaluation and ImprovementBenchling · San Francisco, CAFirst seen today
- Research Engineer, ML for EDAChipAgents · San JoseFirst seen yesterday
- Funding & Strategic Research EngineerBakerhughes · US-TX-HOUSTON-575 N. DAIRY ASHFORD RD, ENERGY CENTER II EC2First seen 2d ago
- Research EngineerTwenty · Arlington, VAFirst seen 2d ago
Browse similar roles
Want this one?
Upload your resume and hirly rewrites it for this job and writes the cover letter — in about thirty seconds, before you sign up.
Tailor my resume for this job