Cisco
Senior Asic Design - Cisco Silicon One
Caesarea, Israel
Get past the screening software and onto a recruiter's desk
hirly rewrites your resume for this job — matching the keywords and skills in the posting, moving your most relevant experience to the top, and writing a cover letter to fit. About 30 seconds.
- Keywords matched to this posting
- Fit score before you apply
- Cover letter included
Apply from your AI assistant
Connect hirly to Claude and ask it to apply to this job. hirly tailors your resume, fills the employer’s form and asks before sending. ChatGPT: manual setup today.
Some employer sites stop an application at a CAPTCHA or sign-in and hand it back with a link. Applying needs a paid plan. Works with any assistant that supports MCP.
hirly's read of this role
- Seniority
- Senior
- Country
- IL
- Work mode
- On-site / unstated
- First seen by hirly
- 3 Oct 2026
Derived automatically from the posting. Upload your resume above to see how the role scores against it.
the posting
- Meet the Team
- Join the Cisco Silicon One Front-End Design team, at the core of Cisco’s silicon development. Our engineers cover the full spectrum of chip design: definition, architecture, micro-architecture, RTL design, verification, signoff, and validation.
- We leverage cutting-edge silicon technologies and methodologies to develop the largest-scale and most advanced devices, pushing the boundaries of what’s possible.
- Cisco Silicon One™ is transforming the industry with a unified, programmable architecture powering Cisco’s future routing portfolio and shaping the Internet for decades to come.
Your Impact
- Write and review micro-architecture specifications
- Implement RTL (Verilog/SystemVerilog) to meet timing, performance, and power requirements
- Contribute to full chip integration, timing methodology, and analysis
- Collaborate with verification engineers to resolve bugs and achieve coverage closure
- Work with the physical design team to close timing and PnR issues
- Support design methodology evolution and best practices
- Perform debug, root-cause analysis, and post-silicon validation in the lab
Minimum Qualifications
- B.Sc./M.Sc. in Electrical Engineering from a top university
- RTL design experience
- Familiarity with UVM and functional verification methodologies
Preferred Qualifications
- Experience with MATLAB simulations and bit-exact modeling environments
- Familiarity with mixed-signal systems and environments
- Knowledge and hands-on experience with Clock Domain Crossing (CDC)
Why Cisco?
At Cisco, we’re revolutionizing how data and infrastructure connect and protect organizations in the AI era – and beyond. We’ve been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds. These solutions provide customers with unparalleled security, visibility, and insights across the entire digital footprint.
Fueled by the depth and breadth of our technology, we experiment and create meaningful solutions. Add to that our worldwide network of doers and experts, and you’ll see that the opportunities to grow and build are limitless. We work as a team, collaborating with empathy to make really big things happen on a global scale. Because our solutions are everywhere, our impact is everywhere.
We are Cisco, and our power starts with you.
Listed on hirly, a job board. hirly is not the employer: Cisco is hiring for this role.
Similar jobs
Browse similar roles
Want this one?
Upload your resume and hirly rewrites it for this job and writes the cover letter — in about thirty seconds, before you sign up.
Tailor my resume for this job