Capgemini Engineering
Senior CAD Semiconductor Engineer (EDA Flow & Infrastructure)
Kyiv, Rivne, Lviv, HITECHPARKODESA, UA
Get past the screening software and onto a recruiter's desk
hirly rewrites your resume for this job — matching the keywords and skills in the posting, moving your most relevant experience to the top, and writing a cover letter to fit. About 30 seconds.
- Keywords matched to this posting
- Fit score before you apply
- Cover letter included
Apply from your AI assistant
Connect hirly to Claude and ask it to apply to this job. hirly tailors your resume, fills the employer’s form and asks before sending. ChatGPT: manual setup today.
Some employer sites stop an application at a CAPTCHA or sign-in and hand it back with a link. Applying needs a paid plan. Works with any assistant that supports MCP.
hirly's read of this role
- Seniority
- Senior
- Country
- UA
- Work mode
- On-site / unstated
- First seen by hirly
- 27 Sept 2026
Derived automatically from the posting. Upload your resume above to see how the role scores against it.
the posting
At Capgemini Engineering, the world leader in engineering services, we bring together a global team of engineers, scientists, and architects to help the world’s most innovative companies unleash their potential. From autonomous cars to life-saving robots, our digital and software technology experts think outside the box as they provide unique R&D and engineering services across all industries. Join us for a career full of opportunities. Where you can make a difference. Where no two days are the same.
Assumptions:
This Job Description document is mainly for a Senior CAD Engineer / Technical Lead . Leadership expectations can be adjusted for more junior roles with increased hands-on focus.
Mission:
- Define, deploy, and maintain EDA tool flows and CAD infrastructure supporting semiconductor design and verification activities across full SoC lifecycle.
- Drive the evaluation, benchmarking, and integration of EDA tools (Cadence, Synopsys, Siemens EDA, Arteris) and associated flows to maximize productivity, reliability, and scalability.
- Own the engineering infrastructure environment (compute, storage, licensing, CI/CD, automation) required for advanced chip design workloads.
- Collaborate with design, verification, and physical implementation teams to ensure efficient, robust, and scalable tool usage .
- Explore and integrate AI/ML-based tooling and workflows to improve engineering productivity (automation, debugging, optimization, knowledge extraction).
- Ensure optimal trade-offs between performance, cost, scalability, and usability of the CAD environment.
- Act as a key technical interface between internal engineering teams, management, and EDA vendors.
- Provide regular reporting on tool performance, usage, and roadmap alignment .
Main responsibilities:
Define, deploy, and maintain EDA flows for digital, mixed-signal, and verification activities (simulation, synthesis, P&R, DFT, signoff).
Evaluate, benchmark, and qualify new EDA tools, releases, and methodologies before production deployment.
Design and operate EDA infrastructure environments , including:
Compute farms (Linux-based clusters for simulation and regression)
Storage systems (NFS, distributed storage, backup/DR)
License servers (FlexLM/Flexera).
Develop and maintain automation frameworks for:
Tool installation and configuration
Regression and CI/CD pipelines
Resource provisioning and monitoring.
Implement and manage CI/CD pipelines (e.g., Jenkins, GitLab CI) for design and verification workflows.
Collaborate with engineering teams to:
Optimize tool usage and flows
Debug tool-related issues
Improve turnaround time and efficiency.
Maintain strong interaction with EDA vendors (Cadence, Synopsys, Siemens):
Tool support, issue resolution, roadmap alignment
Licensing strategy and capacity planning.
Define and enforce best practices and standards for CAD usage and tool flows.
Integrate AI-driven capabilities into engineering workflows, including:
LLM-assisted scripting and automation
AI-based log analysis, debug assistance, and workflow optimization
Hybrid cloud/on-prem AI infrastructure for sensitive data
Support security, compliance, and reliability requirements (e.g., ISO 27001 environments).
Technical skills:
EDA / CAD Flow Expertise:
Strong experience with full EDA flows:
Simulation, synthesis, place & route, verification, DFT flows
Tools from Cadence, Synopsys, Siemens EDA (Mentor Graphics)
Tool validation, qualification, and deployment.
Strong experience with:
EDA licensing systems (FlexLM/Flexera)
Tool versioning, release management, and regression validation.
Good understanding of:
RTL design, verification flows, and physical design constraints
Interaction between tools and silicon quality/productivity
Knowledge in ISO26262, DO-254 is a plus.
Infrastructure & Automation:
Strong experience in:
Linux-based compute farms for EDA workloads
Distributed storage systems (NFS, parallel/distributed FS)
CI/CD systems ( Jenkins, GitLab CI or equivalent ).
Scripting and automation:
Python, Perl, Shell, TCL
Infrastructure-as-code and automation mindset.
Experience with:
Monitoring and performance optimization
Backup, disaster recovery, high availability.
AI / Modern Engineering Tooling:
Practical experience with:
AI/LLM-based tooling integration (e.g., Copilot, OpenAI, Gemini, Mistral)
Hybrid AI infrastructure (cloud + on-prem GPU environments)
Use cases such as:
Workflow automation
Debug assistance
Knowledge retrieval (RAG)
Engineering productivity optimization
Additional skills:
Object-oriented programming concepts
Familiarity with:
Version control systems (Git, SVN, etc.)
DevOps practices and toolchains.
Requirements:
Educational background:
Master’s degree (or equivalent) in Microelectronics, Electrical Engineering, or related field.
Required experience:
8–15+ years in CAD / EDA / semiconductor infrastructure
Proven experience in EDA tool deployment and flow ownership
Strong exposure to semiconductor design environments.
Other required skills:
Strong ownership and autonomy in managing complex engineering environments
Ability to bridge design teams and infrastructure/tooling domains
Excellent problem-solving and analytical skills
Clear communication with both technical and non-technical stakeholders
Proactive mindset with focus on automation and continuous improvement
Ability to challenge existing approaches and drive pragmatic, scalable solutions.
What you will love about working here?
- We care about all our employees and want them to feel as comfortable as possible. That's why we offer them health insurance from the first days, regardless of the probationary period.
- The gift from the company - Christmas holidays from 25 December to 31 December.
- Сooperation with Superhumans center and Veteran HUB. Capgemini Engineering has supported the launch of psychological rehabilitation department of Superhumans. Our team also donnated over UAH 500 000 prosthetics for three Ukrainian defenders. Currently, we support psychological counseling provided by the Veteran Hub, and we have implemented a internal policy making the company friendly to military and veterans with the assistance of the Hub.
Capgemini is the business transformation partner for enterprises in the age of AI. We help organizations imagine and build an intelligent, sustainable future, combining AI, technology and human ingenuity to transform how they operate, innovate and grow. With unique end-to-end capabilities spanning strategy, technology, engineering and intelligent operations, we bring together deep industry expertise and market-leading capabilities in AI, cloud and data to turn ambition into measurable business outcomes at scale. Supported by a robust ecosystem of partners and nearly 60 years of expertise, Capgemini is a responsible and diverse global organization of over 410,000 team members in more than 50 countries.
#LI-Remote
Listed on hirly, a job board. hirly is not the employer: Capgemini Engineering is hiring for this role.
Similar jobs
- Senior CAD Semiconductor Engineer (EDA Flow )Capgemini Engineering · Kyiv, Lviv, Rivne, HITECHPARKODESA, UAFirst seen 12d ago
- Electronics & Semiconductor EngineerCapgemini · Chennai, Tamil Nadu, IndiaFirst seen 2d ago
- 半導体エンジニア(2027・2028年卒/既卒歓迎)|Semiconductor Engineer – Class of 2027/2028 & Recent GraduatesMicron · Hiroshima - Fab 15, JapanFirst seen 8d ago
- Laser Semiconductor EngineerLumentum · Japan - SagamiharaFirst seen 20d ago
- Laser Semiconductor EngineerLumentum · Japan - SagamiharaFirst seen 20d ago
Browse similar roles
Want this one?
Upload your resume and hirly rewrites it for this job and writes the cover letter — in about thirty seconds, before you sign up.
Tailor my resume for this job