hirly

Altera

Senior FPGA IP Solution Design Engineer

Penang 15, Penang, Malaysia

See how you match this job — and similar ones. Free.

Upload your resume and hirly scores it against this role at Altera first, then against similar open jobs, and shows where you fit and why.

PDF or DOCX, up to 12MB. No sign-up to see your matches.

Get past the screening software and onto a recruiter's desk

hirly rewrites your resume for this job — matching the keywords and skills in the posting, moving your most relevant experience to the top, and writing a cover letter to fit. About 30 seconds.

  • Keywords matched to this posting
  • Fit score before you apply
  • Cover letter included

Matched against 2.6M live jobs from 190,000+ employers in 200+ countries.

Tailor my resume for this job →

Apply from your AI assistant

Connect hirly to Claude and ask it to apply to this job. hirly tailors your resume, fills the employer’s form and asks before sending. ChatGPT: manual setup today.

Some employer sites stop an application at a CAPTCHA or sign-in and hand it back with a link. Applying needs a paid plan. Works with any assistant that supports MCP.

hirly's read of this role

Seniority
Senior
Country
MY
Work mode
On-site / unstated
First seen by hirly
3 Oct 2026

Derived automatically from the posting. Upload your resume above to see how the role scores against it.

the posting

Job Details:

Job Description:

Altera offers a large selection of i ntellectual property IP cores optimized for Altera FPGA devices, all of which are developed for highest performance, lowest cost, ease of use and fastest time-to-market.

The FPGA IP System & Solution Engineering group is responsible for High Speed Protocol IP development, which includes participating in high-level product specifications, logic/RTL design and implementation, RTL verification, IP FPGA emulation prototyping and hardware validation.

In the role of Senior IP Design Engineer specializing in FPGA Soft IP RTL development, you will be responsible for designing, developing, and verifying wireless IP cores for FPGA platforms, while working closely with system architects, verification engineers, and software teams to deliver reliable and high-performance wireless solutions.

Qualifications:

Bachelor's degree in Electrical, Electronics, Computer Engineering or equivalent.

Proficiency in Verilog/System Verilog, RTL design coding.

Experience in FPGA, custom IC or ASIC design, demonstrated excellence in any of the product development areas from architecture, design, validation to product.

Familiarity with simulation and verification tools (Synopsy VCS, Questa, Modelsim, etc.).

Knowledge of high-speed serial interfaces such as Ethernet, CPRI, and eCPRI, along with familiarity with O-RAN architectures, is a strong plus.

Understanding of timing closure, clock domain crossing, and FPGA constraints.

Familiarity with Perl, TCL, Python and shell scripts is a plus.

Strong written and verbal communication skills to work with cross‑functional team.

Demonstrates fundamental values such as accountability, integrity and a winning mindset.

Strong analytical and problem-solving skills, with a proactive mindset that promotes innovation and teamwork.

Job Type:

Regular

Shift:

Shift 1 (Malaysia)

Primary Location:

Penang 15, Penang, Malaysia

Additional Locations:

Posting Statement:

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Original posting on Altera's site ↗

Listed on hirly, a job board. hirly is not the employer: Altera is hiring for this role.

Browse similar roles

Want this one?

Upload your resume and hirly rewrites it for this job and writes the cover letter — in about thirty seconds, before you sign up.

Tailor my resume for this job