NVIDIA
Senior Full Chip Layout and Physical Verification CAD Engineer
Israel, Yokneam · Israel, Tel Aviv
Get past the screening software and onto a recruiter's desk
hirly rewrites your resume for this job — matching the keywords and skills in the posting, moving your most relevant experience to the top, and writing a cover letter to fit. About 30 seconds.
- Keywords matched to this posting
- Fit score before you apply
- Cover letter included
Matched against 2.6M live jobs from 190,000+ employers in 200+ countries.
Tailor my resume for this job →Apply from your AI assistant
Connect hirly to Claude and ask it to apply to this job. hirly tailors your resume, fills the employer’s form and asks before sending. ChatGPT: manual setup today.
Some employer sites stop an application at a CAPTCHA or sign-in and hand it back with a link. Applying needs a paid plan. Works with any assistant that supports MCP.
hirly's read of this role
- Seniority
- Senior
- Country
- IL
- Work mode
- On-site / unstated
- First seen by hirly
- 3 Oct 2026
Derived automatically from the posting. Upload your resume above to see how the role scores against it.
the posting
NVIDIA is looking for best-in-class Physical Design Engineers to join our outstanding Networking Silicon engineering team, developing the industry's best high-speed communication devices, delivering the highest throughput and lowest latency! Come and take a part in designing our groundbreaking and innovating chips, enjoy working in a meaningful, growing and highly professional environment where you make a significant impact in a technology-focused company.
What you'll be doing:
You will be in charge of developing full-chip physical design methodologies, Physical Verification development and support through all the projects, Tapeout activities for implementation of networking chips and SOCs.
Work closely with Full Chip Layout owners and block owners, project managers to assure high quality and timely convergence.
Come up with unique and creative solutions to the state of the art FCL physical design problems that are needed for our chips.
We expect you to run, debug, and approve Physical Verification flows across multiple projects, ensuring strict adherence to our high standards.
Participating and developing flow and tool methodologies for fullchip, physical design verification across multiple projects.
What we need to see:
B.SC./ M.SC. in Electrical Engineering/Computer Engineering (or equivalent experience).
You should have at least 5+ years of hands-on Full-chip layout and Physical Verification experience, demonstrating your proven expertise.
A strong background in Physical Verification methodology, including DRC / LVS / ANT / ERC / DFM in advanced process nodes is necessary.
Proficiency using Python, Tcl, Shell, Make scripting.
Experience in Linux environments.
AI tools orientation or alternatively a desire to learn.
Familiarity with physical build EDA tools, including Synopsys (ICC2/FC) and Cadence (Innovus).
Familiarity with Physical Verification tools: Synopsys (ICV), Siemens (Calibre)
Self-motivation, attention to detail, and good interpersonal skills.
Ways to stand out from the crowd:
Experience with data collection and analysis
Experience in methodology definition / flow owner of Full-chip / Place and Route
Great teammate.
Ownership, self-learning skills, and ability to work autonomously.
NVIDIA is widely considered to be one of the technology world’s most desirable employers. We have some of the most forward-thinking people in the world working for us. Are you a creative and autonomous engineer who loves a challenge? Are you ready to become the engineer you always wanted to be? Come and be part of the best physical design team in the industry!
Listed on hirly, a job board. hirly is not the employer: NVIDIA is hiring for this role.
Similar jobs
- ASIC Physical Design CAD EngineerCisco · 2 LocationsFirst seen yesterday
- Physical design CAD engineerMarvell · 2 LocationsFirst seen 10d ago
- Sr CAD Engineer (Digital)Analogdevices · 2 LocationsFirst seen yesterday
- Senior/ Staff Front-End CAD EngineerAsteralabs · IsraelFirst seen 24d ago
- Senior Synthesis CAD EngineerNvidia · 2 LocationsFirst seen yesterday
Browse similar roles
Want this one?
Upload your resume and hirly rewrites it for this job and writes the cover letter — in about thirty seconds, before you sign up.
Tailor my resume for this job