Cisco

Senior Physical Design Engineer

Caesarea, Israel · Tel Aviv-Yafo, Israel

hirly Pro

Get in front of the people hiring at Cisco

Reach the hiring manager at Cisco on LinkedIn, from your own account
hirly applies to this job for you, with unlimited applications
A resume and cover letter written for this job, unlimited
The hiring manager and recruiter at Cisco, with contact details

Get Pro for this job →

$49 a month · ₹1,999 for 30 days in India · cancel any time

Get past the screening software and onto a recruiter's desk

hirly rewrites your resume for this job — matching the keywords and skills in the posting, moving your most relevant experience to the top, and writing a cover letter to fit. About 30 seconds.

Keywords matched to this posting
Fit score before you apply
Cover letter included

Matched against 3M live jobs from 220,000+ employers in 200+ countries.

Tailor my resume for this job →

Apply from your AI assistant

Connect hirly to Claude or ChatGPT and ask it to apply to this job. hirly tailors your resume, fills the employer’s form and asks before sending.

See how it works

Some employer sites stop an application at a CAPTCHA or sign-in and hand it back with a link. Applying needs a paid plan. Works with any assistant that supports MCP.

hirly's read of this role

Seniority: Senior
Country: IL
Work mode: On-site / unstated
First seen by hirly: 3 Oct 2026

Derived automatically from the posting. Upload your resume above to see how the role scores against it.

the posting

Cisco Silicon One is seeking a Physical Design Technical Leader.

Meet the Team

Physical Design team within Cisco Silicon One is responsible for the entire backend methodology and flow development from RTL to GDS. This is a critical part of the group leading the development of high-quality VLSI designs.

We demonstrate the latest silicon technologies and processes to build the largest-scale and most complex devices, pushing the boundaries of feasibility.

Your Impact
You'll be part of the Cisco Silicon One team, which is at the heart of Cisco’s software and ASIC design efforts.

You'll handle all aspects of chip design, including Definition, Physical Synthesis, Place and Route, Optimization, Timing Closure, Design Floor Planning.

Minimum Requirements

A VLSI Design with extensive experience in backend design
B.Sc./M.Sc. in Electrical Engineering.
Strong understanding of Place & Route flow.
7+ years of hands-on experience in a relevant domain

Preferred/Adva ntageous Qualifications

Deep understanding of all aspects of Physical construction and Integration.
Knowledge in Physical Design Verification methodology LVS/DRC.
Familiarity with physical design EDA tools (such as Synopsys, Cadence, etc.).
Great teammate, self-learning skills, and ability to work autonomously.

#li-as6

Why Cisco?

At Cisco, we’re revolutionizing how data and infrastructure connect and protect organizations in the AI era – and beyond. We’ve been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds. These solutions provide customers with unparalleled security, visibility, and insights across the entire digital footprint.

Fueled by the depth and breadth of our technology, we experiment and create meaningful solutions. Add to that our worldwide network of doers and experts, and you’ll see that the opportunities to grow and build are limitless. We work as a team, collaborating with empathy to make really big things happen on a global scale. Because our solutions are everywhere, our impact is everywhere.

We are Cisco, and our power starts with you.

Original posting on Cisco's site ↗

Listed on hirly, a job board. hirly is not the employer: Cisco is hiring for this role.