Array Labs
Senior RF PCB Layout Engineer
Redwood City, CA
Apply through hirly
Upload your resume and get a version tailored to this job, plus a cover letter, in about thirty seconds — before you create an account.
Apply with hirlyhirly's read of this role
- Seniority
- Senior
- Stated salary
- $125,000 – $160,000 per year
- Country
- US
- Work mode
- On-site / unstated
- First seen by hirly
- 28 Sept 2026
Derived automatically from the posting. Sign up to see how the role scores against your own resume.
the posting
Array Labs builds advanced radar systems to help humanity understand and respond to changes across the physical world.
We’re launching a coordinated fleet of radar satellites to create a high-resolution 3D map of the Earth – updated in real time – enabling faster, smarter decision-making for government and commercial organizations supporting disaster response, infrastructure resilience, and mission-critical geopolitical intelligence.
We design and build our satellites end-to-end, producing the world’s most advanced earth observation satellites. Our fleet will deliver unprecedented levels of accuracy, coverage, and responsiveness to power critical insights precisely where they’re needed most.
About the job
As a Senior RF PCB Layout Engineer, you will own the physical implementation of Array’s RF and microwave electronics in Altium, translating schematics and performance requirements into layouts that work on the first spin. Your work will include component placement, controlled-impedance routing, stack-up definition, grounding and shielding strategy, connector and launch design, and isolation of sensitive RF and mixed-signal domains.
You will partner closely with RF design, electrical, antenna, mixed-signal, mechanical, and test engineers to drive layout constraints, reviews, and manufacturing releases. The boards you ship will directly determine RF performance, stability, spurious behavior, and overall sensor reliability in the lab and on orbit.
Responsibilities:
Own RF PCB layout from initial placement through manufacturing release in Altium Designer
Define and implement stack-ups, controlled-impedance routing, and RF grounding, shielding, and isolation strategies
Translate schematic intent into layouts that meet RF performance requirements, including connector launches, transitions, filtering, and protection circuitry placement
Partner with RF design, electrical, antenna, mixed-signal, mechanical, and test engineers to develop layout constraints, run reviews, and de-risk first-pass success
Drive DFM/DFT considerations with fabrication and assembly partners, including documentation and release artifacts
Basic Qualifications:
B.S. in Electrical Engineering, or a related field with 4+ years of relevant experience
Experience in PCB layout, fabrication, and release of RF and/or high-performance electronics
Excellent teamwork and communication skills
Learns new concepts rapidly, completely, and in a self-directed manner
High levels of self-motivation and personal accountability
Ability to work in a fast-paced environment under significant time constraints
Preferred Skills and Experience:
Experience designing RF and microwave PCB layouts including controlled-impedance routing, launches and transitions, grounding, shielding, and isolation
Comfort with Altium Designer for constraint-driven layout and clean manufacturing outputs; experience with Allegro and/or OrCAD is a plus
Experience developing PCB stack-ups and layout constraints for high-frequency, high-performance electronics
A strong intuition for layout-driven RF behavior, including coupling, return paths, leakage, spurious paths, and stability risks
Experience working closely with RF design engineers to translate schematic intent into layouts that work on the first spin
Experience with manufacturing release, DFM/DFT considerations, and collaborating with fabrication and assembly partners
Experience supporting lab bring-up and RF characterization alongside design and test engineers (e.g., helping troubleshoot issues seen on VNAs, spectrum analyzers, and in system testing)
Experience with EM and RF analysis workflows for layout validation (e.g., HFSS, CST, ADS Momentum) is a plus
Experience taking RF hardware from prototype through qualification and environmental testing
Similar jobs
- Sr. Package Layout Engineer, Annapurna Labs - AI Silicon PackagingAmazon · Tempe, Arizona, USA; Austin, Texas, USA; Portland, Oregon, USA; Cupertino, California, USAFirst seen today
- Senior PCB Layout Engineer, Project LeoAmazon · Austin, Texas, USA; Sunnyvale, California, USA; Redmond, Washington, USA; San Diego, California, USAFirst seen today
- Senior PCB Layout EngineerCiena · New Providence - NJFirst seen yesterday
- Analog & RF IC Senior Layout EngineerBroadcom · 2 LocationsFirst seen yesterday
- Senior Mask Layout EngineerIonq · College Park, Maryland, United StatesFirst seen 4d ago
Want this one?
Upload your resume and hirly rewrites it for this job and writes the cover letter — in about thirty seconds, before you sign up.
Tailor my resume for this job