Ceremorphic Technologies
SERDES AMS Design Engineer
Hyderabad
Get past the screening software and onto a recruiter's desk
hirly rewrites your resume for this job — matching the keywords and skills in the posting, moving your most relevant experience to the top, and writing a cover letter to fit. About 30 seconds.
- Keywords matched to this posting
- Fit score before you apply
- Cover letter included
Matched against 2.4M live jobs from 200,000+ employers in 200+ countries.
Tailor my resume for this job →Apply from your AI assistant
Connect hirly to Claude and ask it to apply to this job. hirly tailors your resume, fills the employer’s form and asks before sending. ChatGPT: manual setup today.
Some employer sites stop an application at a CAPTCHA or sign-in and hand it back with a link. Applying needs a paid plan. Works with any assistant that supports MCP.
hirly's read of this role
- Seniority
- Mid level
- Country
- IN
- Work mode
- On-site / unstated
- First seen by hirly
- 23 Sept 2026
Derived automatically from the posting. Upload your resume above to see how the role scores against it.
the posting
About the Role
Ceremorphic AI hardware combines knowledge across many domains, including AI, compilers, computer architecture, analog circuits, and memories.
A key component of our system is the high-speed interconnect. The SERDES Senior/Staff Designer would be in charge of a core part of the high-speed PHY, including PCIe, Ethernet, and USB, in advanced FinFet technology nodes. A strong understanding of analog/mixed-signal circuit theories, and expert hands-on design skills, are keys to a successful candidate for this position.
Key Requirements
- Strong understanding of analog/mixed-signal design theories and practical concepts such as mismatch, ratio-metric, linearity, stability, noise, and low-power
- Strong understanding of one of the following core components of a high-speed PHY: CDR, PLL, PI, CTLE, TX Driver, Serializer/De-Serializer
- Experience in circuit tradeoff analysis and ability to comprehend system-level specs and their impacts on circuit design, knowledge of PAM4 systems is a plus.
- Understanding of the physical layout requirements and hands-on ability to perform critical layouts, experience in FinFet a plus
- Proven track record of successful tape out and silicon meeting performance and power specifications, and experience in chip debug/validation/characterization.
- The ability to communicate technical issues and present technical reviews coherently and logically are essential.
Similar jobs
- Design Engineer IICadence Systems · IndiaFirst seen today
- Mechanical Design Engineer - Drilling ToolsNOV · Kochi, Kerala, IndiaFirst seen today
- Hardware Engineer - EMC Design Engineer | 4 to 7 Years | BangaloreCisco · Bangalore, Karnataka, IndiaFirst seen yesterday
- Damper design engineerVinayak Outsourcing Works · Raipur, Chhattisgarh, IndiaFirst seen yesterday
- Silicon Packaging Design EngineerIntel · India, BangaloreFirst seen yesterday
Browse similar roles
Want this one?
Upload your resume and hirly rewrites it for this job and writes the cover letter — in about thirty seconds, before you sign up.
Tailor my resume for this job