NXP

SoC Design Engineer

Tianjin (Teda)

Get past the screening software and onto a recruiter's desk

hirly rewrites your resume for this job — matching the keywords and skills in the posting, moving your most relevant experience to the top, and writing a cover letter to fit. About 30 seconds.

Keywords matched to this posting
Fit score before you apply
Cover letter included

Tailor my resume for this job →

Apply from your AI assistant

Connect hirly to Claude and ask it to apply to this job. hirly tailors your resume, fills the employer’s form and asks before sending. ChatGPT: manual setup today.

See how it works

Some employer sites stop an application at a CAPTCHA or sign-in and hand it back with a link. Applying needs a paid plan. Works with any assistant that supports MCP.

hirly's read of this role

Seniority: Mid level
Country: CN
Work mode: On-site / unstated
First seen by hirly: 12 Oct 2026

Derived automatically from the posting. Upload your resume above to see how the role scores against it.

the posting

Responsibilities

Main responsibility on SoC design for MCU/MPU with security and connectivity, which targets IoT/Edge/Auto application.
Responsibility to design subsystem and top logic/integration for SoC.
Responsibility on quality of SoC design with quality check flow, such as LINT/CDC/RDC/CLP.
Support IP design and SoC verification.
Work closely with other function teams on architecture definition as well as power/timing analysis.
Join design methodology innovation for application

Requirements

Master or bachelor’s degree, majoring in Microelectronics, electronic engineering, computer science or relevant disciplines.
Experience on design or verification with Verilog/SV/VHDL.
Understand SoC digital design and verification flow.
Excellent problem analyzing/solving skills. Good collaboration skillset to support global projects. Hard working and team player.
Good knowledge in C language, Verilog/VHDL/System Verilog.
Nice to have experience in AI.
Nice to have know-how of ARM or AMBA system.