NXP

SoC Verification

Noida · Bangalore

Get past the screening software and onto a recruiter's desk

hirly rewrites your resume for this job — matching the keywords and skills in the posting, moving your most relevant experience to the top, and writing a cover letter to fit. About 30 seconds.

Keywords matched to this posting
Fit score before you apply
Cover letter included

Matched against 2.6M live jobs from 210,000+ employers in 200+ countries.

Tailor my resume for this job →

Apply from your AI assistant

Connect hirly to Claude or ChatGPT and ask it to apply to this job. hirly tailors your resume, fills the employer’s form and asks before sending.

See how it works

Some employer sites stop an application at a CAPTCHA or sign-in and hand it back with a link. Applying needs a paid plan. Works with any assistant that supports MCP.

hirly's read of this role

Seniority: Mid level
Country: IN
Work mode: On-site / unstated
First seen by hirly: 7 Oct 2026

Derived automatically from the posting. Upload your resume above to see how the role scores against it.

the posting

Job Summary

The Verification role will involve many aspects of functional verification using most effective methodologies in context of Subsystem/SoC/System Level. A strong ability to map requirements into a traceable verification plan is important. Responsibilities encompass the development of verification test bench, development of verification components, test case development for simulation , debugging failures and creating simulation cases for various scenarios

Expectations include:

Verification planning;
Development of verification test bench components such as drivers, monitors, response checkers as well as use most advanced UVM VIPs
Development of direct and constrained-random stimulus
Understands and analyzes RTL code, functional, assertion coverage results
Understands and develops system Verilog assertions
Strong skills in debug, failure re-creation and root cause analysis
Applicant should have efficient debugging and logic skills

Job Qualifications

BTech/MTech with 5-10 years experience in SOC/Subsystem verification of complex multi-million gate designs with multiple clocks/power domains. Experience in below areas with strong hands on knowledge in below areas is needed

C and UVM/SV based test environment,
HDLs (Verilog/VHDL), simulators (Synopsys/Cadence/Mentor)
Understanding of the design/architecture and ability to debug RTL/Gate netlist
Coverage driven verification , regression management
Microcontroller architecture, ARM Cores, Interconnect(NIC, FlexNoC), Cache Coherency
Bus Protocols like AHB, AXI, ACE
Following skills will have additional value:
Memory controllers (Flash, SRAM,DDR3/4/LPDDR)
Protocols like PCIe, MIPI, GPU (Graphics processing), VPU (Video Processing), Ethernet, USB, Image
Formal verification methodologies and Apps, AVIP, PinMuxing Verification, Randomization
Low Power intent verification using CPF, UPF