hirly

Cadence

Software Architect

HSINCHU

hirly Pro

Get in front of the people hiring at Cadence

  • Reach the hiring manager at Cadence on LinkedIn, from your own account
  • hirly applies to this job for you, with unlimited applications
  • A resume and cover letter written for this job, unlimited
  • The hiring manager and recruiter at Cadence, with contact details
Get Pro for this job →

$49 a month · ₹1,999 for 30 days in India · cancel any time

See how you match this job — and similar ones. Free.

Upload your resume and hirly scores it against this role at Cadence first, then against similar open jobs, and shows where you fit and why.

PDF or DOCX, up to 12MB. No sign-up to see your matches.

Get past the screening software and onto a recruiter's desk

hirly rewrites your resume for this job — matching the keywords and skills in the posting, moving your most relevant experience to the top, and writing a cover letter to fit. About 30 seconds.

  • Keywords matched to this posting
  • Fit score before you apply
  • Cover letter included

Matched against 3M live jobs from 220,000+ employers in 200+ countries.

Tailor my resume for this job →

Apply from your AI assistant

Connect hirly to Claude or ChatGPT and ask it to apply to this job. hirly tailors your resume, fills the employer’s form and asks before sending.

Some employer sites stop an application at a CAPTCHA or sign-in and hand it back with a link. Applying needs a paid plan. Works with any assistant that supports MCP.

hirly's read of this role

Role family
Engineering
Seniority
Mid level
Country
TW
Work mode
On-site / unstated
First seen by hirly
9 Nov 2026

Derived automatically from the posting. Upload your resume above to see how the role scores against it.

the posting

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Job Title

EDA Architect Engineer – Debug, Analysis & FPGA Prototyping

Job Summary

We are seeking a highly experienced Frontend EDA Engineer to lead the development of design debug, analysis, and visualization tools for simulation and emulation solutions. The ideal candidate brings deep technical expertise in large‑scale RTL/netlist handling, performance optimization, and customer‑driven tool development, with a proven ability to collaborate closely with leading semiconductor and system companies.

Key Responsibilities

Frontend Debug & Analysis (Primary Focus)

  • Architect, design, and enhance frontend EDA tools for RTL/gate‑level debug, waveform analysis, and design visualization .
  • Drive performance, capacity, and usability improvements for large‑scale SoC designs.
  • Establish and maintain baseline performance metrics for interactive editing, debugging, and analysis flows.
  • Lead investigation and resolution of complex customer design issues involving RTL, netlists, timing, and simulation data.

Technical Leadership & Customer Engagement

  • Act as a technical owner for key frontend initiatives, from concept through deployment.
  • Partner closely with tier‑1 semiconductor and system customers to deliver high‑impact, production‑ready solutions.
  • Provide technical mentorship to senior and junior engineers across global development teams.
  • Translate customer requirements into clear technical roadmaps and executable plans.

Required Qualifications

  • MS in Computer Science, Electrical Engineering, or equivalent practical experience.
  • 20+ years of experience in EDA tool development with strong emphasis on frontend debug/analysis .
  • Deep understanding of RTL, netlist, simulation, and verification flows .
  • Proven experience improving tool performance, scalability, and developer productivity .
  • Strong software engineering skills (C/C++, data structures, performance profiling, large‑codebase development).
  • Experience working directly with customers on complex design and tool‑flow challenges.

Preferred Qualifications

  • Hands‑on experience with Front end design debug platforms .
  • Background in FPGA‑based prototyping or emulation systems for SoC validation.
  • Experience leading cross‑site or multi‑disciplinary engineering teams .
  • Track record of delivering order‑of‑magnitude improvements in performance or productivity.
  • Patents or publications related to EDA, debug, or design productivity.

We’re doing work that matters. Help us solve what others can’t.

Original posting on Cadence's site ↗

Listed on hirly, a job board. hirly is not the employer: Cadence is hiring for this role.

Browse similar roles

Want this one?

Upload your resume and hirly rewrites it for this job and writes the cover letter — in about thirty seconds, before you sign up.

Tailor my resume for this job