hirly

Cadence

Software Engineer II

HSINCHU

See how you match this job — and similar ones. Free.

Upload your resume and hirly scores it against this role at Cadence first, then against similar open jobs, and shows where you fit and why.

PDF or DOCX, up to 12MB. No sign-up to see your matches.

Get past the screening software and onto a recruiter's desk

hirly rewrites your resume for this job — matching the keywords and skills in the posting, moving your most relevant experience to the top, and writing a cover letter to fit. About 30 seconds.

  • Keywords matched to this posting
  • Fit score before you apply
  • Cover letter included
Tailor my resume for this job →

Apply from your AI assistant

Connect hirly to Claude and ask it to apply to this job. hirly tailors your resume, fills the employer’s form and asks before sending. ChatGPT: manual setup today.

Some employer sites stop an application at a CAPTCHA or sign-in and hand it back with a link. Applying needs a paid plan. Works with any assistant that supports MCP.

hirly's read of this role

Role family
Engineering
Seniority
Mid level
Country
TW
Work mode
On-site / unstated
First seen by hirly
12 Oct 2026

Derived automatically from the posting. Upload your resume above to see how the role scores against it.

the posting

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Placement Team (Cadence Innovus)

Job Description

As a member of our Placement Team, you will design, develop, maintain, and enhance our cutting-edge detailed placement technologies. You will work at the forefront of advanced semiconductor design, developing lithography-driven placement solutions for leading-edge process nodes.

The primary responsibility of this role is to design, develop, troubleshoot, and debug software applications on Unix/Linux platforms.

Core Responsibilities

  • Lead the development and maintenance of core placement algorithms.
  • Design, implement, and enhance advanced placement technologies and methodologies.
  • Collaborate with the Routing and OPT teams to define and develop next-generation algorithms.
  • Conduct peer code reviews and maintain high standards for code quality, scalability, thread safety, and test coverage.
  • Work closely with cross-functional teams to improve solution quality, performance, and usability.

Requirements

  • Strong software development skills in C/C++.
  • Solid understanding of QoR (Quality of Results) and PPA (Performance, Power, and Area) optimization.
  • Proven experience with EDA back-end design flows, including placement, timing analysis, optimization, and routing.
  • Strong interest in and understanding of developing complex software systems on Unix/Linux platforms.
  • Excellent verbal and written communication and presentation skills.
  • Experience working with TSMC and semiconductor design companies is a strong plus.
  • M.S. degree in Electrical Engineering, Computer Science, or a related field required; Ph.D. preferred.

We’re doing work that matters. Help us solve what others can’t.

Original posting on Cadence's site ↗

Listed on hirly, a job board. hirly is not the employer: Cadence is hiring for this role.

Browse similar roles

Want this one?

Upload your resume and hirly rewrites it for this job and writes the cover letter — in about thirty seconds, before you sign up.

Tailor my resume for this job