hirly

Cadence

Solutions Engineer - AE

No Seat Req United States

See how you match this job — and similar ones. Free.

Upload your resume and hirly scores it against this role at Cadence first, then against similar open jobs, and shows where you fit and why.

PDF or DOCX, up to 12MB. No sign-up to see your matches.

Get past the screening software and onto a recruiter's desk

hirly rewrites your resume for this job — matching the keywords and skills in the posting, moving your most relevant experience to the top, and writing a cover letter to fit. About 30 seconds.

  • Keywords matched to this posting
  • Fit score before you apply
  • Cover letter included
Tailor my resume for this job →

Apply from your AI assistant

Connect hirly to Claude and ask it to apply to this job. hirly tailors your resume, fills the employer’s form and asks before sending. ChatGPT: manual setup today.

Some employer sites stop an application at a CAPTCHA or sign-in and hand it back with a link. Applying needs a paid plan. Works with any assistant that supports MCP.

hirly's read of this role

Seniority
Mid level
Stated salary
$162,400 – $301,600 per year
Country
US
Work mode
On-site / unstated
First seen by hirly
23 Oct 2026

Derived automatically from the posting. Upload your resume above to see how the role scores against it.

the posting

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Solutions Architect Engineer (AE)

Advanced Packaging, 3D-IC and SI/PI

Location

United States (Remote or Hybrid)

Job Summary

Cadence is seeking a highly motivated and experienced Solutions Application Engineer to support customers developing next-generation advanced packaging solutions, including 2.5D, 3D-IC, chiplet-based architectures, AI/HPC packages, and heterogeneous integration technologies.

The successful candidate will work directly with leading semiconductor companies, OSATs, foundries, and system companies to deploy and optimize Cadence Advanced Package 3D-IC associated design flows. This role combines technical expertise, customer engagement, solution development, and collaboration with R&D to drive customer success and product adoption.

Responsibilities

  • Provide technical leadership and application support for Cadence 3D-IC design solutions.
  • Assist customers with advanced package architecture, design implementation, and methodology development.
  • Develop and demonstrate complete packaging workflows for:
  • Organic substrates
  • Silicon interposers
  • Wafer Level Packaging
  • 2.5D and 3D-IC integration
  • Chiplet-based package architectures
  • Support customer evaluations, proof-of-concepts, benchmarks, and production deployments.
  • Deliver technical presentations, product demonstrations, workshops, and training sessions.
  • Collaborate with sales teams to identify opportunities and provide technical pre-sales support.
  • Work closely with R&D to communicate customer requirements, enhancement requests, and new technology needs.
  • Support design-signoff methodologies including:
  • DRC/LVS
  • Connectivity verification
  • Electrical rule checking
  • Thermal analysis
  • Signal Integrity (SI)
  • Power Integrity (PI)
  • Develop best practices, application notes, reference flows, and customer success methodologies.
  • Assist in defining future product direction for advanced packaging, 3D-IC, and chiplet technologies.

Required Qualifications

  • Bachelor’s degree (Masters preferred) in Electrical or Electronics Engineering, or related discipline with
  • 10+ years of experience in semiconductor packaging, IC packaging, PCB, substrate, or interposer design.
  • Strong knowledge of:
  • Advanced package design methodologies
  • 2.5D and 3D-IC integration
  • Chiplet-based architectures
  • Package manufacturing and assembly processes
  • High-speed signal design
  • Power delivery networks
  • Experience performing package layout, routing, constraint management, and package signoff.
  • Solid understanding of package stackups, bump planning, escape routing, and substrate technologies.
  • Excellent customer-facing communication and presentation skills.
  • Ability to work independently while collaborating across global teams.

Preferred Qualifications

  • Experience with Cadence Integrity 3D-IC Platform.
  • Experience with Cadence Sigrity and Clarity 3D Solver.
  • Hands-on experience with Cadence Allegro X APD.
  • Knowledge of UCIe, HBM, AI accelerator packaging, and heterogeneous integration.
  • Experience supporting foundry and OSAT design flows.
  • Understanding of semiconductor assembly, reliability, and manufacturing processes.

Travel Expectations: Approximately 2% to 5% travel , depending on customer demand and business needs.

The annual salary range for California is $162,400 to $301,600. You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location. Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.

We’re doing work that matters. Help us solve what others can’t.

Original posting on Cadence's site ↗

Listed on hirly, a job board. hirly is not the employer: Cadence is hiring for this role.

Browse similar roles

Want this one?

Upload your resume and hirly rewrites it for this job and writes the cover letter — in about thirty seconds, before you sign up.

Tailor my resume for this job