Cadence
Sr Principal Design Engineer
CARY
Get past the screening software and onto a recruiter's desk
hirly rewrites your resume for this job — matching the keywords and skills in the posting, moving your most relevant experience to the top, and writing a cover letter to fit. About 30 seconds.
- Keywords matched to this posting
- Fit score before you apply
- Cover letter included
Apply from your AI assistant
Connect hirly to Claude and ask it to apply to this job. hirly tailors your resume, fills the employer’s form and asks before sending. ChatGPT: manual setup today.
Some employer sites stop an application at a CAPTCHA or sign-in and hand it back with a link. Applying needs a paid plan. Works with any assistant that supports MCP.
hirly's read of this role
- Seniority
- Lead / management
- Stated salary
- $154,000 – $286,000 per year
- Country
- US
- Work mode
- On-site / unstated
- First seen by hirly
- 8 Oct 2026
Derived automatically from the posting. Upload your resume above to see how the role scores against it.
the posting
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
This is an opportunity to join a dynamic team of experienced engineers developing physical IP for industry-standard high-speed serial-links.
The successful candidate will ideally be a highly-motivated self-starter who can work independently to complete assigned tasks and contribute to project leadership. The candidate will contribute to all mixed-signal design, verification, and testing aspects. This includes circuit design and development from a high-level architectural specification, post-silicon test plan development and execution, and collaboration with the digital team to achieve functional and performance closure.
Candidate must have a thorough understanding of the following:
- Mixed-signal circuit design fundamentals
- Mixed-signal circuit design and verification flows
- Cadence analog design environment
- Basic signal processing concepts
Familiarity with the following items is a plus:
- Serial link design techniques
- Data converter (ADCs and/or DACs) and/or clock synthesis and recovery (PLLs, DLLs, CDRs) techniques
- MATLAB or C to facilitate architecture development
- Hardware description languages such as SystemVerilog or VerilogA for functional model development
- Scripting languages such as Perl or Python for automation
- Silicon validation testing knowledge and experience
Other requirements:
- Excellent verbal and written communication skills
- Ph.D. EE degree with 5+ years or MS EE. degree with 7+ years of mixed signal design industry experience in advanced process technologies
The annual salary range for California is $154,000 to $286,000. You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location. Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.
We’re doing work that matters. Help us solve what others can’t.
Listed on hirly, a job board. hirly is not the employer: Cadence is hiring for this role.
Similar jobs
- Lead Design EngineerJobgether · USFirst seen todayremote
- Lead Design EngineerKokosing · 2 LocationsFirst seen today
- Principal Modem PHY IP Design Engineer - TerawaveBlueorigin · 3 LocationsFirst seen yesterday
- Staff Electrical Design EngineerLightmatter · Mountain View, CAFirst seen yesterday
- Principal/Sr. Principal FPGA Design EngineerNgc · United States-Illinois-Rolling MeadowsFirst seen yesterday
Browse similar roles
Want this one?
Upload your resume and hirly rewrites it for this job and writes the cover letter — in about thirty seconds, before you sign up.
Tailor my resume for this job