hirly
Sign inGet started free

Cadence

Sr Principal Software Engineer

GYEONGGI-DO (Seoul)

See how you match this job — and similar ones. Free.

Upload your resume and hirly scores it against this role at Cadence first, then against similar open jobs, and shows where you fit and why.

PDF or DOCX, up to 12MB. No sign-up to see your matches.

Get past the screening software and onto a recruiter's desk

hirly rewrites your resume for this job — matching the keywords and skills in the posting, moving your most relevant experience to the top, and writing a cover letter to fit. About 30 seconds.

  • Keywords matched to this posting
  • Fit score before you apply
  • Cover letter included

Matched against 2.5M live jobs from 200,000+ employers in 200+ countries.

Tailor my resume for this job →

Apply from your AI assistant

Connect hirly to Claude and ask it to apply to this job. hirly tailors your resume, fills the employer’s form and asks before sending. ChatGPT: manual setup today.

See how it works

Some employer sites stop an application at a CAPTCHA or sign-in and hand it back with a link. Applying needs a paid plan. Works with any assistant that supports MCP.

hirly's read of this role

Role family
Engineering
Seniority
Lead / management
Country
KR
Work mode
On-site / unstated
First seen by hirly
3 Oct 2026

Derived automatically from the posting. Upload your resume above to see how the role scores against it.

the posting

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Job Overview:

This role will contribute directly to the development and enhancement of AMBA Performance verification and/or Unipro stack products , focusing on protocol functionality, performance, and robustness. Depending on the specific protocol area, the work may involve:

  • Implementing AMBA protocol features and state machines
  • Enhancing performance and scalability on emulation platforms
  • Developing debug, trace, and analysis capabilities
  • Working with customers and field teams to resolve issues and deliver solutions related to AMBA (CHI*, ACE, AXI)

Job Responsibilities:

  • Designing and implementing protocol functionality in AMBA AVIP
  • Developing and debugging BFMs, transactors, and associated software interfaces
  • Ensuring correctness, performance, and scalability in emulation and acceleration flows
  • Collaborating with cross‑functional teams
  • Participating in feature bring‑up, regression, and release activities
  • Supporting customer issues, reproducing problems, and delivering fixes
  • GUI based performance analysis tool development

Job Qualifications:

  • Strong fundamentals in digital design, computer architecture, and system‑level verification
  • Experience with hardware description languages (SystemVerilog/Verilog) and/or C/C++
  • Understanding of standard interconnect and bus architectures (e.g., AMBA, UFS/Unipro/MPhy)
  • Familiarity with emulation, acceleration, or hybrid verification flows is a strong plus
  • Good debugging skills using waveforms, logs, and protocol analyzers
  • Ability to work across hardware and software boundaries

We’re doing work that matters. Help us solve what others can’t.

Original posting on Cadence's site ↗

Similar jobs

Browse similar roles

Want this one?

Upload your resume and hirly rewrites it for this job and writes the cover letter — in about thirty seconds, before you sign up.

Tailor my resume for this job