Ambarella
Sr. Verification Engineer
US Headquarters
Get past the screening software and onto a recruiter's desk
hirly rewrites your resume for this job — matching the keywords and skills in the posting, moving your most relevant experience to the top, and writing a cover letter to fit. About 30 seconds.
- Keywords matched to this posting
- Fit score before you apply
- Cover letter included
Matched against 2.6M live jobs from 210,000+ employers in 200+ countries.
Tailor my resume for this job →Apply from your AI assistant
Connect hirly to Claude or ChatGPT and ask it to apply to this job. hirly tailors your resume, fills the employer’s form and asks before sending.
Some employer sites stop an application at a CAPTCHA or sign-in and hand it back with a link. Applying needs a paid plan. Works with any assistant that supports MCP.
hirly's read of this role
- Seniority
- Senior
- Stated salary
- $165,000 – $175,000 per year
- Country
- US
- Work mode
- On-site / unstated
- First seen by hirly
- 3 Nov 2026
Derived automatically from the posting. Upload your resume above to see how the role scores against it.
the posting
AI Vision Processors For Edge Applications
Our solutions make cameras smarter by extracting valuable data from high-resolution video streams.
Job Description
Ambarella is seeking an experienced Senior Verification Engineer to lead verification of advanced SoCs incorporating image and video processing, DSP, CPUs, and neural network accelerators.
You will own verification strategies, develop scalable testbenches, drive coverage closure, and resolve complex design issues.
Ambarella's verification methodology increasingly incorporates agentic AI verification flows . You will use and improve these capabilities in collaboration with internal AI experts, helping advance verification efficiency, quality, and automation.
Key Responsibilities
- Define and execute verification strategies and test plans for complex digital IP, subsystems, and SoCs.
- Architect and develop reusable verification environments using SystemVerilog, UVM, Verilog, C/C++, and Python.
- Lead verification of image processing pipelines, video input, compression engines (including CABAC), DSP blocks, processor cores, and neural network accelerators.
- Develop constrained-random tests, reference models, assertions, scoreboards, and coverage models.
- Drive functional and code coverage closure and lead complex RTL and system-level debugging.
- Use, enhance, and extend agentic AI verification workflows for test generation, coverage analysis, failure triage, debugging, and regression automation.
- Collaborate with internal AI experts to identify opportunities for improving verification workflows and integrating new capabilities.
- Develop automation tools and optimize simulation and regression efficiency.
- Collaborate with architecture, RTL design, firmware, and software teams.
- Mentor junior engineers and interns, review verification deliverables, and provide technical leadership.
Qualifications
- Master's degree in Electrical Engineering, Computer Engineering, or a related field.
- Typically 5+ years of ASIC or SoC verification experience, or equivalent expertise.
- Deep knowledge of SystemVerilog, UVM, constrained-random verification, assertions, and coverage methodologies.
- Experience architecting complex verification environments and driving coverage closure.
- Strong understanding of digital design, computer architecture, and SoC integration.
- Advanced RTL and system-level debugging skills.
- Strong programming skills in C/C++ and Python.
- Experience with commercial simulation, debugging, and coverage tools.
- Ability to independently lead verification projects and collaborate across teams.
Preferred Qualifications
- Experience verifying complex video, image processing, DSP, or AI accelerator SoCs.
- Knowledge of video compression, memory subsystems, and processor architectures.
- Hands-on experience with AI-assisted verification, LLMs, or agentic AI workflows.
- Experience improving verification automation, regression infrastructure, and simulation efficiency.
- Familiarity with AI agent frameworks and their integration into engineering workflows.
- Experience mentoring engineers and driving verification methodology improvements.
We value engineers who combine deep verification expertise with the ability to leverage emerging AI technologies. Prior experience developing AI infrastructure is beneficial but not required.
The base salary range is $165,000 - $175,000. Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The successful candidate will have the opportunity to convert to a full-time regular position. We also offer new-hire RSU grants and the opportunity for annual RSU grants, as well as other highly competitive benefits.
Listed on hirly, a job board. hirly is not the employer: Ambarella is hiring for this role.
Similar jobs
- Senior Design Verification EngineerMicron · Minneapolis, MNFirst seen today
- Senior Verification Engineer - CPUNvidia · 2 LocationsFirst seen yesterday
- Senior ASIC Verification EngineerHpe · Sunnyvale, California, United States of AmericaFirst seen 2d ago
- Senior ASIC Verification EngineerHpe · Sunnyvale, California, United States of AmericaFirst seen 2d ago
- Senior PDK Physical Verification EngineerIntel · 4 LocationsFirst seen 7d ago
Want this one?
Upload your resume and hirly rewrites it for this job and writes the cover letter — in about thirty seconds, before you sign up.
Tailor my resume for this job