Intel
Transistor Reliability and Quality Engineer
US, Oregon, Hillsboro
Get past the screening software and onto a recruiter's desk
hirly rewrites your resume for this job — matching the keywords and skills in the posting, moving your most relevant experience to the top, and writing a cover letter to fit. About 30 seconds.
- Keywords matched to this posting
- Fit score before you apply
- Cover letter included
Matched against 2.4M live jobs from 200,000+ employers in 200+ countries.
Tailor my resume for this job →Apply from your AI assistant
Connect hirly to Claude and ask it to apply to this job. hirly tailors your resume, fills the employer’s form and asks before sending. ChatGPT: manual setup today.
Some employer sites stop an application at a CAPTCHA or sign-in and hand it back with a link. Applying needs a paid plan. Works with any assistant that supports MCP.
hirly's read of this role
- Seniority
- Mid level
- Stated salary
- $155,520 per year
- Country
- US
- Work mode
- On-site / unstated
- First seen by hirly
- 27 Sept 2026
Derived automatically from the posting. Upload your resume above to see how the role scores against it.
the posting
Job Details:
Job Description:
- Intel is seeking a highly motivated and talented Transistor Quality and Reliability Engineer to join our Technology Development Quality and Reliability Engineering team. In this role, you will work at the cutting edge of transistor technology development, ensuring the highest levels of quality and reliability for Intel's next-generation process technologies.
- You will collaborate closely with cross-functional teams including Process Integration, Device Engineering, Yield Engineering, and Product teams to drive quality and reliability excellence from early technology development through technology qualification and high-volume manufacturing readiness.
- Responsibilities
- - Drive transistor reliability characterization and certification activities including but not limited to: Hot Carrier Injection (HCI), Bias Temperature Instability (NBTI/PBTI), Time Dependent Dielectric Breakdown (TDDB)
- - Collaborate with process integration and device engineering teams to develop a high volume manufacturable technology that meets yield, performance and reliability requirements.
- * Develop FMEA for novel transistor structures and materials
- * Define and implement reliability monitors and early warning indicators for technologies
- * Drive continuous improvement in reliability methodologies, test structures, and characterization techniques
- - Develop physics-based and empirical reliability models for transistor wear-out and degradation mechanisms including:
- * Lifetime prediction
- * Statistical distribution modeling (Weibull, lognormal)
- * SPICE-compatible reliability model development for circuit design enablement
- - Design reliability test structures and test-chip layouts to enable:
- * Systematic reliability characterization
- * Early detection of reliability and quality risks
- * Collaboration with layout and design teams to tape-in test-structures and influence design for reliability for partner organizations
- - Develop and improve automation framework for data analysis to enable:
- * Systematic reliability characterization from a high volume of data across multi variable process modulators
Qualifications:
- Minimum Qualifications
- - Bachelor's degree in Electrical Engineering, Materials Science, Physics, or a related field with 6+ years of industry experience OR a Master's degree in the above fields with 4+ years of experience OR a Ph.D. with 2+ years of experience.
- Experience to be considered:
- - Hands-on experience in semiconductor device fabrication, process characterization, and experimental design.
- - Proficiency in statistical analysis and data interpretation using tools such as JMP, R, SAS, or Python.
- - Strong technical background in semiconductor device physics and reliability mechanisms.
- - Knowledge of process integration and technology development methodologies.
- Preferred Qualifications
- - Experience in semiconductor reliability engineering and technology qualification frameworks.
- - Familiarity with advanced CMOS process integration and transistor reliability mechanisms (e.g., HTOL, ELFR, TDDB).
- - Proficiency in statistical quality systems, process capability analysis, and defect reliability modeling.
- - Background in data analytics, machine learning, and AI-assisted engineering workflows.
- - Expertise in semiconductor failure analysis, fabrication, and physical characterization techniques.
- - Experience with automation and scripting tools such as SQL and Python.
We're looking for exceptional candidates eager to make a lasting impact on Intel's innovation journey. If you're ready to advance groundbreaking technologies and thrive in a collaborative, dynamic environment, we encourage you to take the next step and apply today.
Job Type:
Experienced Hire
Shift:
Shift 1 (United States of America)
Primary Location:
US, Oregon, Hillsboro
Additional Locations:
Posting Statement:
All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.
Position of Trust
N/A
Benefits
We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel .
Annual Salary Range for jobs which could be performed in the US: $155,520.00-219,550.00 USD
The range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.
Work Model for this Role
This role will require an on-site presence. * Job posting details (such as work model, location or time type) are subject to change.
*
ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.
Similar jobs
- Mfg Process and Quality EngineerAmazon · Austin, Texas, USAFirst seen today
- Quality Engineer I, Amazon Manufacturing ServicesAmazon · Seattle, Washington, USAFirst seen today
- Quality Engineer - Mayfield PAWestlake Plastics Co · Mayfield, PAFirst seen today
- Quality EngineerAlloy Surfaces Co Inc · Chester Township, PAFirst seen today
- Supplier Quality Engineer (onsite)Onehealthineers · PAO HFirst seen today
Browse similar roles
Want this one?
Upload your resume and hirly rewrites it for this job and writes the cover letter — in about thirty seconds, before you sign up.
Tailor my resume for this job