hirly
Sign inGet started free

Ambarella

Verification Engineer II

US Headquarters

See how you match this job — and similar ones. Free.

Upload your resume and hirly scores it against this role at Ambarella first, then against similar open jobs, and shows where you fit and why.

PDF or DOCX, up to 12MB. No sign-up to see your matches.

Get past the screening software and onto a recruiter's desk

hirly rewrites your resume for this job — matching the keywords and skills in the posting, moving your most relevant experience to the top, and writing a cover letter to fit. About 30 seconds.

  • Keywords matched to this posting
  • Fit score before you apply
  • Cover letter included

Matched against 2.6M live jobs from 210,000+ employers in 200+ countries.

Tailor my resume for this job →

Apply from your AI assistant

Connect hirly to Claude or ChatGPT and ask it to apply to this job. hirly tailors your resume, fills the employer’s form and asks before sending.

See how it works

Some employer sites stop an application at a CAPTCHA or sign-in and hand it back with a link. Applying needs a paid plan. Works with any assistant that supports MCP.

hirly's read of this role

Seniority
Mid level
Stated salary
$120,000 – $160,000 per year
Country
US
Work mode
On-site / unstated
First seen by hirly
3 Nov 2026

Derived automatically from the posting. Upload your resume above to see how the role scores against it.

the posting

AI Vision Processors For Edge Applications

Our solutions make cameras smarter by extracting valuable data from high-resolution video streams.

Job Description

Ambarella is seeking a motivated Verification Engineer to develop and execute verification solutions for advanced SoCs used in video, image processing, computer vision, and AI applications.

You will work with established verification methodologies and modern agentic AI verification flows to develop tests, analyze failures, improve coverage, and accelerate debugging.

Key Responsibilities

  • Develop and maintain verification testbenches using SystemVerilog, UVM, Verilog, C/C++, and Python.
  • Create and execute verification plans for DSP blocks, control logic, processor cores, and specialized accelerators.
  • Verify components of Ambarella's image processing pipeline, video input subsystem, compression engines, and neural network processors.
  • Develop directed and constrained-random tests, assertions, checkers, and coverage models.
  • Debug RTL and testbench failures, analyze simulation results, and resolve coverage gaps.
  • Use and enhance agentic AI verification workflows for test generation, failure analysis, coverage improvement, and debugging automation.
  • Develop Python scripts and utilities to automate verification and regression tasks.
  • Collaborate with RTL design, architecture, and software teams.

Qualifications

  • At least Bachelor’s (preferably Master's) degree in Electrical Engineering, Computer Engineering, or a related field.
  • Strong understanding of digital logic design and computer architecture.
  • Hands-on experience with Verilog/SystemVerilog and simulation-based verification.
  • Familiarity with UVM, constrained-random testing, and functional coverage.
  • Programming skills in Python and/or C/C++.
  • Strong debugging, problem-solving, and communication skills.

The base range is $120,000-$160,000. Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The successful candidate will have the opportunity to convert to a full-time regular position. We also offer new-hire RSU grants and the opportunity for annual RSU grants, as well as other highly competitive benefits

Original posting on Ambarella's site ↗

Listed on hirly, a job board. hirly is not the employer: Ambarella is hiring for this role.

Similar jobs

Want this one?

Upload your resume and hirly rewrites it for this job and writes the cover letter — in about thirty seconds, before you sign up.

Tailor my resume for this job