NVIDIA
Hardware Performance Modeling Architect
Israel, Tel Aviv · Israel, Yokneam
Get past the screening software and onto a recruiter's desk
hirly rewrites your resume for this job — matching the keywords and skills in the posting, moving your most relevant experience to the top, and writing a cover letter to fit. About 30 seconds.
- Keywords matched to this posting
- Fit score before you apply
- Cover letter included
Apply from your AI assistant
Connect hirly to Claude and ask it to apply to this job. hirly tailors your resume, fills the employer’s form and asks before sending. ChatGPT: manual setup today.
Some employer sites stop an application at a CAPTCHA or sign-in and hand it back with a link. Applying needs a paid plan. Works with any assistant that supports MCP.
hirly's read of this role
- Seniority
- Mid level
- Country
- IL
- Work mode
- On-site / unstated
- First seen by hirly
- 3 Oct 2026
Derived automatically from the posting. Upload your resume above to see how the role scores against it.
the posting
Nvidia networking is a world-leader in building the most powerful supercomputers in the world which drive the AI and HPC industry. These rely on high performant network ASICs which connect GPUs at scale for efficient data transfer and compute.
We are looking for a hardware performance modeling architect to join our team and build a network simulator used for the design, optimization and exploration of our future networking chips. The role is cross-disciplinary, collaborating with hardware and software teams across the wider NVIDIA.
You will solve complex problems, develop innovative solutions and be instrumental in determining the architecture of our next generation networking solutions.
What you'll be doing:
Develop cycle-accurate simulation components to evaluate and analyze micro-architecture and architectural options for our next generation of switches.
Learn and understand the switch ASIC across all performance related aspects
Focus on switch hardware modeling.
Analyze and model the communication patterns of key DL, GAI inference and training applications.
Explore innovative ideas to improve and optimize our chip systems performance.
What we need to see:
BSc/MSc in Electrical Engineering, Computer Science from a known university.
Experience in developing simulation models.
2+ years of experience in C++ and Python.
Strong debug skills.
Excellent verbal and written communication skills.
Ways to stand out from the crowd:
Master's degree in Electrical Engineering, Computer Science or related technical field.
5+ years of relevant practical experience.
Experience with network simulation tools (omnet, ns3, sst, gem5)
Demonstrated ability to innovate and lead new technologies leading to product impact.
Experience with NVLink/Ethernet/IB technologies.
NVIDIA has some of the most forward-thinking and hardworking people in the world working for us. Are you creative and autonomous? Do you love the challenge of developing the next generation technologies? If so, we want to hear from you. Come, join our DFT Team for a challenging and educational environment, where every individual has a significant contribution to our products and achievements!
Listed on hirly, a job board. hirly is not the employer: NVIDIA is hiring for this role.
Similar jobs
- Principal Die-to-Die Interconnect Modeling ArchitectBroadcom · 2 LocationsFirst seen 9d ago
- Performance Modeling ArchitectNvidia · 2 LocationsFirst seen 15d ago
- Chip Modeling ArchitectNvidia · 2 LocationsFirst seen 20d ago
- Performance Modeling ArchitectTenstorrent · Austin, Texas, United States; Santa Clara, California, United StatesFirst seen 42d ago
Browse similar roles
Want this one?
Upload your resume and hirly rewrites it for this job and writes the cover letter — in about thirty seconds, before you sign up.
Tailor my resume for this job