NVIDIA
Performance Modeling Architect
Israel, Tel Aviv · Israel, Yokneam
Get past the screening software and onto a recruiter's desk
hirly rewrites your resume for this job — matching the keywords and skills in the posting, moving your most relevant experience to the top, and writing a cover letter to fit. About 30 seconds.
- Keywords matched to this posting
- Fit score before you apply
- Cover letter included
Apply from your AI assistant
Connect hirly to Claude and ask it to apply to this job. hirly tailors your resume, fills the employer’s form and asks before sending. ChatGPT: manual setup today.
Some employer sites stop an application at a CAPTCHA or sign-in and hand it back with a link. Applying needs a paid plan. Works with any assistant that supports MCP.
hirly's read of this role
- Seniority
- Mid level
- Country
- IL
- Work mode
- On-site / unstated
- First seen by hirly
- 3 Oct 2026
Derived automatically from the posting. Upload your resume above to see how the role scores against it.
the posting
NVIDIA networking is a world-leader in building the most powerful supercomputers in the world, which drive the AI and HPC industry. These rely on high performant network switch ASICs which connect GPUs at scale for efficient data transfer and compute.
We are looking for a performance modeling architect to join the team and shape, optimize, and explore our future networking chips and solutions. The role is cross-disciplinary, collaborating with hardware, software, and research teams across the wider NVIDIA. You will lead workgroups towards technical solutions that will influence the heart of cutting-edge networking products. You will solve complex problems, develop innovative solutions and be instrumental in determining the architecture of our next generation of networking solutions.
What you'll be doing:
Thoroughly understand our networking solutions across all performance related aspects
Develop a C++ simulation model to define and evaluate architectural options for our next generation of networking products.
Understand different trade-offs related to solving performance bottlenecks.
Collaborate and lead technical solutions within architecture, research, hardware, and software teams.
Analyze and model the communication patterns of key DL, GAI, inference, and training applications.
Explore innovative ideas to improve and optimize our chip systems performance.
What we need to see:
BSc/MSc in Computer Science, Electrical Engineering, from a known university.
Excellent verbal and written communication skills.
High level of ownership and the ability to drive solutions and initiatives.
Proficiency in C++ and Python.
3+ years of hands-on experience.
Ways to stand out from the crowd:
Master's degree in Electrical Engineering, Computer Science or related technical field.
Demonstrated ability to innovate and lead new technologies leading to product impact.
Experience with NVLink/Ethernet/IB technologies.
Listed on hirly, a job board. hirly is not the employer: NVIDIA is hiring for this role.
Similar jobs
- Principal Die-to-Die Interconnect Modeling ArchitectBroadcom · 2 LocationsFirst seen 9d ago
- Hardware Performance Modeling ArchitectNvidia · 2 LocationsFirst seen 15d ago
- Chip Modeling ArchitectNvidia · 2 LocationsFirst seen 20d ago
- Performance Modeling ArchitectTenstorrent · Austin, Texas, United States; Santa Clara, California, United StatesFirst seen 42d ago
Browse similar roles
Want this one?
Upload your resume and hirly rewrites it for this job and writes the cover letter — in about thirty seconds, before you sign up.
Tailor my resume for this job