Altera
Lead Design Verification Engineer
Penang 15, Penang, Malaysia
Get past the screening software and onto a recruiter's desk
hirly rewrites your resume for this job — matching the keywords and skills in the posting, moving your most relevant experience to the top, and writing a cover letter to fit. About 30 seconds.
- Keywords matched to this posting
- Fit score before you apply
- Cover letter included
Apply from your AI assistant
Connect hirly to Claude and ask it to apply to this job. hirly tailors your resume, fills the employer’s form and asks before sending. ChatGPT: manual setup today.
Some employer sites stop an application at a CAPTCHA or sign-in and hand it back with a link. Applying needs a paid plan. Works with any assistant that supports MCP.
hirly's read of this role
- Seniority
- Lead / management
- Country
- MY
- Work mode
- On-site / unstated
- First seen by hirly
- 27 Oct 2026
Derived automatically from the posting. Upload your resume above to see how the role scores against it.
the posting
Job Details:
Job Description:
Performs functional logic verification of an FPGA to ensure design will meet specification requirements.
Develops FPGA verification plans, test benches, and the verification environment to ensure coverage to confirm to microarchitecture specifications.
Executes verification plans and defines and runs system simulation models to verify the FPGA design, analyze power and timing, and uncover bugs.
Replicates, root causes, and debugs issues in the pre-silicon environment. Finds and implements corrective measures to resolve failing tests.
Collaborates with FPGA architects, RTL developers, and physical design teams to improve verification of complex architectural and microarchitectural features.
May also collaborate with systems and software engineers to support integration testing of the FPGA.
Documents test plans and drives technical reviews of plans and proofs with design and architecture teams.
Maintains and improves existing functional verification infrastructure and methodology.
Documents, reviews, and executes the verification strategy plan on different methodologies/techniques (e.g., gate-level-simulation strategy, power patterns/aware simulations) used to enable feature coverage as per the microarchitecture specifications.
Qualifications:
Minimal Qualification:
Candidate should have a BS, MS or PhD in Electrical or Computer Science Engineering or related field with 10+ years of technical experience.
Related technical experience should be in/with: Pre Silicon Validation/Verification.
OVM/UVM, System Verilog, constrained random verification methodologies.
Preferred Qualification:
Design Verification with developing, maintaining, and executing complex IPs and/or SOCs.
The complete verification life cycle (verification architecture, test plan, execution, debug, coverage closure).
Developing validation test suites and driving continuous improvement into existing validation test suites and methodologies.
Experience in PCIe or UCIe PHY Verification.
Job Type:
Regular
Shift:
Shift 1 (Malaysia)
Primary Location:
Penang 15, Penang, Malaysia
Additional Locations:
Posting Statement:
All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.
Listed on hirly, a job board. hirly is not the employer: Altera is hiring for this role.
Similar jobs
- CPU Design Verification EngineerIntel · Malaysia, PenangFirst seen today
- CPU HVM Functional-Test Verification EngineerIntel · Malaysia, PenangFirst seen 31d ago
- Staff Design Verification Engineer – SoC and eFPGAAnalogdevices · US, TX, Austin, Plaza on the LakeFirst seen yesterday
- Principal Verification EngineerAsteralabs · San Jose, California, United StatesFirst seen yesterday
- Senior Staff - Design Verification EngineerTYLsemi · Bangalore, Karnataka, IndiaFirst seen 2d ago
Browse similar roles
Want this one?
Upload your resume and hirly rewrites it for this job and writes the cover letter — in about thirty seconds, before you sign up.
Tailor my resume for this job