Astera Labs
Principal Emulation Engineer
San Jose, CA
Get past the screening software and onto a recruiter's desk
hirly rewrites your resume for this job — matching the keywords and skills in the posting, moving your most relevant experience to the top, and writing a cover letter to fit. About 30 seconds.
- Keywords matched to this posting
- Fit score before you apply
- Cover letter included
Matched against 2.6M live jobs from 210,000+ employers in 200+ countries.
Tailor my resume for this job →Apply from your AI assistant
Connect hirly to Claude or ChatGPT and ask it to apply to this job. hirly tailors your resume, fills the employer’s form and asks before sending.
Some employer sites stop an application at a CAPTCHA or sign-in and hand it back with a link. Applying needs a paid plan. Works with any assistant that supports MCP.
hirly's read of this role
- Seniority
- Lead / management
- Stated salary
- $209,000 per year
- Country
- US
- Work mode
- On-site / unstated
- First seen by hirly
- 10 Sept 2026
Derived automatically from the posting. Upload your resume above to see how the role scores against it.
the posting
Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs’ Intelligent Connectivity Platform integrates CXL®, Ethernet, NVLink, PCIe®, and UALink™ semiconductor-based technologies with the company’s COSMOS software suite to unify diverse components into cohesive, flexible systems that deliver end-to-end scale-up, and scale-out connectivity. The company’s custom connectivity solutions business complements its standards-based portfolio, enabling customers to deploy tailored architectures to meet their unique infrastructure requirements. Discover more at www.asteralabs.com .
We are looking for a Principal Emulation Engineer with hands-on experience verifying protocols on complex ASICs and experience with or interest in emulation. The ideal candidate would be at ease creating environments to enable verification teams to stress test ASICs, as well as debugging design, environment, transactor, and code issues. The candidate must have good knowledge of communication protocols such as PCI-Express (Gen-3 and above), DDR, Ethernet, NVMe, or similar interfaces.
Basic qualifications:
Strong academic and technical background in computer/electrical engineering. At a minimum, a Bachelor’s in EE or Computer Science is required, and a Master’s is preferred.
≥8 years’ experience supporting or developing complex SoC/silicon products for Server, Storage or Networking applications.
Experience working with logic designers to architect, specify, and verify hardware-software interfaces on complex SoCs.
Professional attitude with the ability to prioritize a dynamic list of multiple tasks and to work with minimal guidance and supervision.
Entrepreneurial, open-mind behavior and can-do attitude. Think and act fast with the customer in mind!
Authorized to work in the US and start immediately.
Required experience:
Working knowledge of PCIe, Ethernet, DDR, SPI, I2C/I3C or similar protocols.
High level of proficiency in System Verilog and verification environments.
Experience understanding software and hardware co-simulation limitations and debug methods.
Experience in programming and scripting languages (like perl/python/C).
Currently based locally or open to relocation.
Preferred experience:
Experience in emulation and prototyping technologies like Palladium/Zebu/Veloce or HAPS and FPGA prototyping.
Experience in modeling for emulation and prototyping, and/or non-UVM environments
The base salary range is $209,000.00 USD – $230,000.00 USD. Your base salary will be determined based on your location, experience, and the pay of employees in similar positions.
We know that creativity and innovation happen more often when teams include diverse ideas, backgrounds, and experiences, and we actively encourage everyone with relevant experience to apply, including people of color, LGBTQ+ and non-binary people, veterans, parents, and individuals with disabilities.
Listed on hirly, a job board. hirly is not the employer: Astera Labs is hiring for this role.
Similar jobs
- Staff Emulation EngineerSamsungsemiconductor · San Jose, California, United StatesFirst seen 66d ago
- Emulation Engineer, Hardware Prototyping (HAPS)Etched · San JoseFirst seen yesterday
- Associate Embedded Systems Emulation EngineerSystemstechnologyresearch · Woburn, MAFirst seen 25d ago
- Sr. ASIC Emulation Engineer – HW&SW , Amazon LeoAmazon · Austin, Texas, USA; Sunnyvale, California, USAFirst seen 41d ago
- Threat Emulation Engineer - Blue/Purple TeamGuidepointsecurity · Chantilly, VAFirst seen 47d agoremote
Browse similar roles
Want this one?
Upload your resume and hirly rewrites it for this job and writes the cover letter — in about thirty seconds, before you sign up.
Tailor my resume for this job