NXP

SoC Physical Designer

Tianjin (Teda)

Get past the screening software and onto a recruiter's desk

hirly rewrites your resume for this job — matching the keywords and skills in the posting, moving your most relevant experience to the top, and writing a cover letter to fit. About 30 seconds.

Keywords matched to this posting
Fit score before you apply
Cover letter included

Tailor my resume for this job →

Apply from your AI assistant

Connect hirly to Claude and ask it to apply to this job. hirly tailors your resume, fills the employer’s form and asks before sending. ChatGPT: manual setup today.

See how it works

Some employer sites stop an application at a CAPTCHA or sign-in and hand it back with a link. Applying needs a paid plan. Works with any assistant that supports MCP.

hirly's read of this role

Seniority: Mid level
Country: CN
Work mode: On-site / unstated
First seen by hirly: 12 Oct 2026

Derived automatically from the posting. Upload your resume above to see how the role scores against it.

the posting

As a Graduate Physical Design Engineer, you will participate in the development of advanced semiconductor products and be involved in the complete physical implementation flow.

Your responsibilities include:

Support SoC and subsystem physical design implementation from netlist to GDSII.
Participate in floorplanning, power planning, placement, clock tree synthesis (CTS), routing, and chip finishing activities.
Perform timing, power, signal integrity, and physical verification analysis.
Debug design implementation issues and drive convergence toward project PPAC (Performance, Power, Area, Cost) targets.
Work with cross-functional teams including RTL Design, DFT, Verification, IP, Package, and Technology teams.
Develop and improve EDA automation scripts using Python, Tcl, or other scripting languages.
Explore AI-assisted design methodologies to improve engineering productivity and design quality.
Support silicon bring-up, design reviews, and tapeout activities.
Contribute to continuous improvement of backend methodologies, flows, and best practices.

Qualifications：

Master's degree (graduating in 2027) in:
Microelectronics
Integrated Circuit Design
Electronic Engineering
Computer Engineering
Automation
Related disciplines

Basic knowledge of VLSI design flow and semiconductor fundamentals.
Familiarity with Linux/Unix environments.
Programming experience in Python, Tcl, Perl, Shell, or C/C++.
Strong analytical and problem-solving skills.
Good communication and teamwork skills.
Fluent written and spoken English.

Preferred

Coursework or project experience in:
ASIC/SoC Design
Physical Design
Timing Analysis
DFT
Digital IC Design

Hands-on experience with EDA tools such as:
Synopsys Fusion Compiler
ICC2
PrimeTime
Cadence Innovus
Tempus
Calibre

Experience with machine learning or AI applications in semiconductor design.
Publications, competitions, or research projects related to EDA or IC design are a plus.

More information about NXP in Greater China...

#LI-6650

Original posting on NXP's site ↗

Listed on hirly, a job board. hirly is not the employer: NXP is hiring for this role.